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CHAPTER 1
Introduction
1.1 Motivation
Chemical and biological sensing are old fields but of increasing interest.
The goal of any chemical or biological sensing scheme is to detect a par-
ticular molecule. This is done by monitoring a specific binding or reaction
between the molecules of interest — the so called analyte — and a well
known recognizing molecule. In nondestructive analysis methods this is
done by making use of physical properties of this bound pair or new prod-
uct. Examples of such techniques are optical spectroscopy, chromatogra-
phy, mass spectroscopy or precipitation. Today’s demand is not only for
detecting one specific analyte, but more and more for systematic analy-
sis. Therefore the integration of a huge amount of analysis tools into an
automatized process is required. Industry and basic science could both
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profit from such systems. Ideas range from automatized health monitor-
ing in medicine to most detailed analysis of complex biological systems
in systems-biology. Traditional analysis techniques hardly can meet the
requirements of such an integration. Simple interfaces to computerized
aquisition and controlling systems and minituarization are key factors.
In computer industry a breakthrough was the step from fabricating and
combining individual transistors to integrated chips where a complete sys-
tem is fabricated at once. In analogy to this one would like to fabricate
a complete bio-chemical lab integrated in combination with microfluidics
onto a single chip. Such a device is simply called Lab-On-Chip.
To implement sensors in such a Lab-On-Chip an interface is needed to
transduce a chemical binding event into an electronic signal. In this
context it is naturally to study the response of semiconductors to their
chemical environment. At the surface of a semiconductor, charges can
be induced by the local electrical potential of nearby molecules. Such
charges influence the conductance of the semiconductor. Changes in its
conductance can easily be measured by contacting the semiconductor to
an electronic setup. By a third electrode — the gate electrode — an
electric field can be applied to induce extra charges. This way we have
a Field Effect Transistor (FET) where the current for fixed bias voltage
can be controlled by a gate electrode on one hand and on the other hand
by charges of chemical species at the semiconductor surface.
Requirements for FETs are different in this context than in the context
of computing by logic switching. The semiconductor as sensitive part has
to be exposed to the media of interest. It has to be small but with high
surface area as sensing is a surface effect. To be more precise the ratio
between surface charges and the total number of current carrying charges
has to be high. For many Lab-On-Chip applications sensitivity to a small
amount of analyte molecules is desired.
1.2 About this work
Ideal candidates for such FETs are Silicon Nanowire FETs and Carbon
Nanotube FETs. The two are investigated experimentally in this work.
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For both types of devices, pioneering sensing assays have been reported
(see Section 5.1.2 for a small literature review). Here we focus on an
improved control over device fabrication and performance.
In Chapter 2 the working principle of conventional MOSFETs is intro-
duced and silicon nanowire FETs are described as a special case of MOS-
FETs. To describe carbon nanotube FETs a small model is presented
based on the MOSFET theory.
The design and fabrication of the two types of nano FETs is described
in Chapter 3. General design and process considerations are discussed as
well as fabrication details.
Chapter 4 elaborates the FET behavior of the silicon nanowire and carbon
nanotube FETs.
The potential for sensing application of silicon nanowire and carbon na-
notube FETs is discussed in Chapter 5. It begins with an introduction
in MOSFET based chemical and biological sensing. The study of silicon
nanowire FETs in liquid environment shows pH sensitivity and that good
control of the hole system is mandatory. For carbon nanotube FETs the
extremely high sensitivity is shown as well as challenges in reliability.
A comparison of the two systems in Chapter 6 summarizes and concludes
this work.
4 Introduction
CHAPTER 2
Theoretical background
2.1 Standard FET theory
This Section gives a short introduction to standard Field effect Transistor
theory. It is intended for readers that are not familiar with the terminology
and working principle of FET devices. Readers who are interested in more
details should consult a standard textbook on semiconductor devices as
the well known book from Sze [1] or the online book from Van Zeghbroeck
[2].
The geometry of a standard Metal Oxide Semiconductor Field Effect Tran-
sistor (MOSFET) is shown in Figure 2.1 (a). Two highly n-doped contact
regions are separated by the low p-doped substrate. Because of the two
p-n junctions no current can flow, even if a bias is applied between source
and drain contacts. At the surface of the semiconductor, between the
5
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Figure 2.1: (a) Schematics of a MOSFET. (b) Simplified current vs. bias (top)
and gate voltage (bottom) characteristics.
contact regions, there is a metal gate electrode separated by an insulating
oxide layer. Electrons can be induced at the semiconductor–oxide inter-
face when a positive voltage is applied to the gate. In this case a current
flows. In a linear model it is proportional to the amount of induced elec-
trons. In Figure 2.1(b) the current is sketched as function of a voltage
applied between source and drain Vsd and a voltage applied to the metal
gate Vg. As long as the bias applied between source and drain is not too
high, the current density can be described by Ohms law
~j = σ ~E, j = σ
Vsd
L
where | ~E| = Vsd/L is the applied electric field with the source - drain bias
Vsd and L the length of the separation between the contact regions. The
conductivity σ is given by the Drude model as σ = enµ with the carrier
mobility µ and the carrier concentration n [3].
To deduce the carrier concentration n we look at the capacitor made up of
the metal gate, oxide insulator and the semiconductor. In a first step, we
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assume it to behave as a perfect plate capacitor not depending on applied
voltages. The induced charge is given by the product Q = Cg · Vg of
the capacitance Cg and the applied gate voltage Vg. The charge density
follows as en = C ′gVg/hs with the height of the charge carrier sheet hs and
the capacitance per unit area C ′ = C/(W ·L). Assuming that the mobility
and the gate capacitance Cg are independent of the applied voltages and
assuming no intrinsic charges, the current is given by
I =Whsj =Whseµn
Vsd
L
=
W
L
µC ′gVgVsd. (2.1)
This is the most basic transistor relation. The way it has to be modi-
fied when the above assumptions are generalized depends on the specific
system. We have to treat MOSFETs, nanowire FETs and carbon nano-
tube FETs separately. The case of MOSFETs is briefly discussed first.
In Section 2.2 modifications for the case of nanowire FETs are explained.
Nanotube FETs are discussed in Section 2.3 following the same line as
the discussion below.
2.1.1 MOS capacitor terminology
First we discuss the metal oxide semiconductor (MOS) capacitor shown
in Figure 2.2. We discuss the situation of a p-type semiconductor. When
applying a negative voltage on the gate electrode, holes are accumulated
in the semiconductor. These holes are at the interface to the oxide within
a thin layer, the so-called accumulation layer. When a positive voltage
is applied, the intrinsic holes have to be depleted. In the depletion re-
gion, there are no mobile charges, but only the immobile acceptor ions.
To simplify, the depletion approximation is used which assumes that the
depleted charge Qd has a box profile of width Wd as sketched in Figure
2.2. Thus Qd = −eNaWd with the acceptor dopant density Na and the
elementary charge e. When the gate voltage is driven further, electrons
are induced at the interface. They build up the inversion charge Qinv in
the thin inversion layer of width Winv.
The transfer from accumulation to depletion region occurs at finite voltage
Vfb called flat band voltage. It is the voltage at which the bands in the
8 Theoretical background
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Figure 2.2: Metal Oxide Semiconductor (MOS) structure in inversion regime.
semiconductor are flat all the way from the bulk to the oxide interface as
shown on the left side of Figure 2.3. In the ideal case the flat band voltage
is given by difference in work function of the metal φm and the silicon φs:
Vfb = φm − φs. In real devices one has to consider charges within the
oxide Qox. They contribute via the gate capacitance Cg so that the total
flat band voltage is given by
Vfb = φm − φs − Qox
Cg
. (2.2)
The potential difference between the Fermi energy and the middle of the
band gap is given by ΨB as sketched in Figure 2.3. If a voltage differ-
ent than the flat band voltage is applied on the gate, the bands are bent
towards the interface. The potential at the interface with respect to the
intrinsic energy level Ei is called Ψs (Figure 2.3 right). It is defined to
be positive when the bands bend downwards. In the bulk of the semicon-
ductor the bands are not affected. There the potential ΨB remains, and
therefore it is called “bulk potential”. With these definitions we have a
measure for the different regimes mentioned in the previous paragraph.
We have:
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Figure 2.3: Band bending in MOS structure for p-type semiconductor in flat
band condition (left) and in weak inversion (right). Energies are
indicated for conduction band Ec, valence band Ev, band gap Eg,
intrinsic energy (mid-band) Ei and Fermi energy Ef .
Ψs < 0 Accumulation of holes
Ψs = 0 Flat band condition
0 < Ψs < ΨB Depletion of holes
Ψs = ΨB Fermi level at midgap, at interface n = p
ΨB < Ψs < 2ΨB Weak inversion, at interface n > p
2ΨB < Ψs Strong inversion, at interface n > Na
2.1.2 Surface depletion
Depletion at the semiconductor surface occurs whenever the surface po-
tential Ψs > 0. In a MOS structure this might be caused by a gate
voltage. In general, at any semiconductor surface, the potential can be
shifted by surface charges or surface states. Such surface states can come
from perturbation of the bulk band structure at the interface [4, 5].
In a doped semiconductor free carriers can fill these surface states which
leads to a surface charge ns and an oppositely charged depletion region
below the surface that can be more extended. We look at the case of
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p-type semiconductor with acceptor concentration Na. In the depletion
region all acceptors are ionized giving a space charge density of −eNa and
a total depletion region charge of −eNaWd. The potential is described by
the Poisson equation
d2Ψ
dx2
=
eNa
εrε0
⇒ Ψ = eNa
2εrε0
(x−Wd)2. (2.3)
The potential at the interface is given by the surface potential Ψ(0) = Ψs.
With this we can get the depletion width:
Wd =
√
2εrε0Ψs
eNa
. (2.4)
Dopant Density N in cm
D
ep
le
tio
n 
Le
ng
th
 in
 m
1e+15 1e+21
1 e-07
1 e-08
1 e-09
1e+191e+17
-3
Figure 2.4: Depletion width as function of dopant density for silicon for surface
potential Ψs = Eg/2.
In Figure 2.4 the depletion width is plotted as function of the dopant
density of silicon. The surface potential is assumed to have the size of
half the band gap Ψs = Eg/2.
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2.1.3 MOS capacity
In a MOS capacitor the voltage applied on the gate partially drops across
the insulator and partly within the semiconductor
Vg = Vi + Vs.
The voltage drop within the semiconductor corresponds to the surface
potential Ψs and the voltage drop across the insulator is given by the
charge Qs on the semiconductor
Vi = | ~E|d = Qs/Ad
εSiO2ε0
=
Qs
Cox
.
with the oxide capacitance Cox = AεSiO2ε0/d where d is the thickness of
the oxide and A the area of the interface. With this the relation between
the applied gate voltage and the surface potential is
Vg = Ψs +
Qs
Cox
(2.5)
In MOSFETs the gate voltage that has to be applied to reach the onset
of strong inversion is called threshold voltage
Vth = Vfb + 2ΨB +
Qs
Cox
. (2.6)
The relation between the the surface potential and the induced charge
can be described by the semiconductor capacitance Cs = dQs/dΨs. This
capacitance depends very much on type of system we are looking at (more
details in Section 2.2). In case of a standard MOS capacitor, we can think
of a depletion layer capacitance Cd = dQs/dΨs. This capacitance depends
on the applied voltage and on the frequency of charging. In depletion
regime one can think of it as a plate capacitor with plates separated by
the depletion width Cd = AεSiε0/Wd.
The total gate capacitance is the series capacitance of the oxide capaci-
tance and the depletion capacitance
C−1g = C
−1
ox + C
−1
d .
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In accumulation and strong inversion the depletion width goes to zero and
the total gate capacitance Cg is dominated by Cox.
2.1.4 Subthreshold regime
In depletion or weak inversion the electrostatics in the semiconductor is
dominated by the charge of the immobile ions in the depletion region
−eNaWd as described in Section 2.1.1. But now we are interested in
the small mobile charge that can be thermally excited in the depletion
zone because this gives rise to a small subthreshold current. The carrier
concentration far away from the Fermi energy is given by the Boltzmann
distribution n = ni exp(−eΨ/kT ) and so
Q = e
∫ Wd
0
n(x)dx = e
∫ 0
Ψs
n(Ψ)
dΨ/dx
dΨ = eni
∫ 0
Ψs
1
dΨ/dx
e−
eΨ
kT dΨ.
With dΨ/dx from Equation 2.3 the integral approximatively [6] gives
Q = kT
√
ε0εSi
2eΨsNa
(
ni
Na
)2
e−eΨs/kT .
The square-root term is a much weaker function of Ψs compared to the ex-
ponential term and can be treated as constant [1]. Thus the mobile charge
in the depletion region and with it the current in the subthreshold regime
depend exponentially on the surface potential Ψs: I ∝ exp(−eΨs/kT ). To
relate this to the applied gate voltage we calculate dVg/dΨs from Equation
2.5 including Cd = dQs/dΨs:
dVg
dΨs
= 1 +
Cd
Cox
.
The subthreshold swing S is defined as the gate voltage change needed to
suppress the subthreshold current by one order of magnitude:
S =
∣∣∣∣ dVgd(log(I))
∣∣∣∣ = ∣∣∣∣ln(10) dVgd(ln(I))
∣∣∣∣ = ln(10) dVge/kTdΨs
= 59.6mV
kT
e
(
1 +
Cd
Cox
)
. (2.7)
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Interface trap states at the semiconductor – oxide interface lead to an
extra capacitance per area C ′it = e
2Dit in parallel with the depletion layer
capacitance per area C ′d = Cd/A and C
′
ox = Cox/A. Dit is the density of
interface traps per energy and area. The modified subthreshold swing is
S = ln(10)
kT
e
(
1 +
C ′d + e
2Dit
C ′ox
)
. (2.8)
With higher trap state density Dit the subthreshold slope is less sharp.
2.2 Nanowire FETs
In CMOS technology down-scaling is driven by the need of ever higher
integration. The channel length L is pushed down further and further and
with it the gate oxide thickness, applied voltages and device resistance. In
contrast to this the channel length L of nanowire FETs and nanowire like
structures is much larger than the channel widthW . Short channel effects
don’t come into play as the gate insulator thickness d is smaller than the
channel length L. But the diameter of the nanowire semiconductor body is
now much smaller than the depletion width (see Figure 2.4). Therefore we
have to reconsider the semiconductor capacitance. From equation 2.5 we
get for the MOS structure Vg = Ψs+|Qs|/Cox. As the semiconductor body
is too thin, the last term cannot be related to the depletion capacitance
as we used to do for the standard MOS structure. We use a more general
expression for the relation between the semiconductor charge and the
surface potential dQs/dΨs = Aedn/dΨs = Cs leading to the general
semiconductor capacitance Cs. With this we get the relation
dVg
dΨs
= 1 +
Cs(Ψs)
Cox
. (2.9)
Let’s consider two special cases. If the gate oxide layer is much thicker
than the charge layer in the semiconductor, we are in the regime of Cox 
Cs. In this case gate variations lead to
dVg ≈ dΨsCs/Cox = edn/Cox.
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The gate voltage directly controls the charge in the semiconductor as
described in the standard MOSFET theory (Equation 2.1). In a standard
MOSFET the oxide thickness d is much larger than the inversion layer
width Winv. In the case of Cox  Cs Equation 2.9 simplifies to Vg =
Ψs+const. The gate voltage directly controls the surface potential Ψs
of the semiconductor [7]. The ratio of these two capacitances has to be
studied when scaling the oxide or the bulk silicon down.
In a semiconductor any local charge is screened within the so-called De-
bye screening length LD =
√
kTε0εSi/ne2 which is in the range of LD =
40nm for n = 1016 cm−3 [1]. If the wire is smaller than the Debye screen-
ing length LD, surface charges cannot be screened. For thin wires the car-
rier density n gets more and more uniform within the wire cross-section.
The same holds for the Fermi energy within the wire which is now equal
to the surface potential Ef = eΨs. In this case the carrier density in the
semiconductor is described by the density of states (DOS). The semicon-
ductor capacitance in this special case is called quantum capacitance Cq
and C ′q = Cq/A is
C ′q = e
dn
dΨs
= e
dn
dEf/e
= e2 ·DOS(E = Ef ). (2.10)
In the subthreshold regime the Fermi energy is in the band gap and there-
fore the DOS is zero. The subthreshold swing S given in Equation 2.7 is
reduced and ideally reaches its limit [8, 9, 10]
S = ln(10)
kT
e
(
1 +
C ′q
C ′ox
)
≈ ln(10)kT
e
= 60mV/dec, T = 300K.
(2.11)
2.3 Carbon Nanotube FETs
2.3.1 Introduction to Carbon Nanotubes
Since carbon nanotubes (CNTs) were discovered by Iijima in 1991 [11]
they made their way in many different fields of research and applica-
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tions. The reason is their various fascinating properties. With a typical
diameter of 1-20 nm they can reach a length of millimeters [12]. Being
all of carbon they are chemically inert and they are very strong. Their
Young’s modulus is estimated to be around 1TPa [13], which is the high-
est ever reported. They can be metallic or semiconducting, depending
on their atomic arrangement (see Appendix A). One can think of carbon
nanotubes as a sheet of graphene rolled up (see Figure 2.5). There can be
multiple shells cylindrically within each other as shown in the TEM image
of Figure 2.5. Such nanotubes are called multi–walled carbon nanotubes
(MWNTs). In the following context we are interested in single–walled
carbon nanotubes (SWNTs) unless specifically mentioned. A more de-
tailed introduction into carbon nanotubes and their electronic properties
can be found in the Appendix A.
The fact that there are semiconducting carbon nanotubes brought quickly
the idea of building field-effect transistors. This was realized by Tans
et al. [14] in 1998. In the last few years much effort was put into un-
derstanding and improving such carbon nanotube field effect transistors
(CNT FETs). Even logic circuits consisting of several CNT FETs have
been realized [15, 16].
There are two different approaches that are often used to model CNT
FETs: the model of MOSFET-like structures and the model of Schottky
barrier transistors (SBFETs).
1. In a traditional Si MOSFET (see Section 2.1) source and drain re-
gions are highly doped, whereas the channel is undoped or oppo-
sitely doped (see Figure 2.1). An insulating oxide layer separates
the metal gate from the channel. By applying a gate potential, an
inversion layer is formed. A bias between source and drain leads to
a current flow. The resistance of the transistor is tuned by varying
the number of induced carriers via the gate.
2. In Schottky barrier transistors the semiconducting channel is con-
tacted by metal electrodes. At the contacts, Schottky barriers are
present. The transistor operates by modulating the width of the
tunnel barrier and, therefore, the current that flows from the con-
tact.
16 Theoretical background
Figure 2.5: Top: TEM image of multi–walled carbon nanotubes, adopted from
[11]. Bottom: Schematics of a sheet of graphene and a single walled
carbon nanotube.
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The first CNT FETs were described by charge modulation [14] in a MOS-
FET approach. The Schottky barrier model [17] was introduced explain-
ing ambipolar behavior. The two models will be introduced next and
compared in Section 2.3.4.
2.3.2 Carbon Nanotube MOSFET model
An applied gate voltage Vg will induce charge carriers in the nanotube
that can contribute to a current passing the NT. Section 2.10 shows in
general that depending on the semiconductor capacitance, the induced
charge density might not linearly depend on the gate voltage. But the
surface potential — which corresponds to the Fermi energy in case of
nanotubes — can be related to the applied voltage. For this reason we are
going to estimate the Fermi energy within the CNT when a gate voltage
Vg is applied, then we will calculate the number of induced carriers from
the Fermi energy and finally estimate the conductance G as function of
the back–gate voltage Vg.
In analogy to the MOSFET theory where the MOS capacitance is studied,
we first look at the silicon–oxide–CNT structure here (Figure 2.6 (a)). The
capacitance C = dQ/dV of this structure is best described by the model
of a thin metallic wire at distance d from an infinitely large metallic plate
[18]. If the radius of the wire r is much smaller than the distance to the
metal plate r  d a simple solution can be given for the capacitance per
unit length C?ox = Cox/L:
C?ox =
2piε0εr
ln
(
2d
r + 2
) ∼ 20 pF/m. (2.12)
The nanotube is not surrounded by one single gate dielectric. Between
the gate and the nanotube there is SiO2 with εSiO2 ≈ 3.9, whereas above
is air with εair ≈ 1. This has to be taken into account by an effective
dielectric constant εeffr ∼ εSiO2/2 ∼ 2 as shown in [18] and [19]. With an
oxide spacing of d = 400 nm and a tube radius of r = 2nm this leads to
C?ox ∼ 20 pF/m.
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(a) (b)
Figure 2.6: Silicon–oxide–CNT structure (a) with analogous circuit (b) consist-
ing of oxide capacitance Cox and quantum capacitance CNT .
The CNT in a silicon–oxide–CNT structure cannot completely screen the
electric field of the applied gate voltage as a metallic capacitor plate could.
The potential within the CNT in not zero, but corresponds to the local
Fermi energy Ef . The potential drop in the oxide is the difference between
the applied voltage and the potential of the Fermi Energy within the CNT
Vg − Ef
e
= ∆Vox =
Qind
Cox
where Qind is the total induced charge and Cox = C?ox · L is the oxide
capacitance (Equation 2.12).
How does the Fermi Energy depend on the applied gate voltage? We take
the derivative
dVg
dEf
=
1
e
+
1
Cox
dQind
dEf
=
1
e
(
1 +
CNT
Cox
)
(2.13)
with the quantum capacitance CNT = e · dQind/dEf . The quantum ca-
pacitance is given by the density of states (Equation 2.10) because with
the one dimensional carrier density n, the total induced charge per unit
energy is dQind/dEf = eL · dn/dEf = eL · DOS. With this, we can give
an approximation for the quantum capacitance for energies well above
the band edge. There the density of states is DOS = 8/(3piaCCγ) =
2.0 · 109 (m · eV)−1 (see Appendix Equation A.15 for derivation) and the
quantum capacitance per unit length is
C?NT =
CNT
L
= e2 ·DOS ' 320 pF/m for E  Ec. (2.14)
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The fraction CNT /Cox depends strongly on the thickness of the gate ox-
ide. For a rather thick oxide layer, as the 400 nm we often used, the
oxide capacitance is smaller than the quantum capacitance. For a simple
approximation we estimate the fraction by using the values of Equations
2.12 and 2.14 to be on the order of CNTCox ≈ 16. Note that the fraction
depends on the Fermi energy and can deviate from the assumed constant
value. This has to be considered in the subthreshold regime.
With this, we write the Fermi energy of the CNT in the silicon-oxide-NT
structure as a function of the applied gate voltage:
Ef = e
1
1 + CNTCg
(Vg − V0) (2.15)
where V0 is an offset voltage. Note that this does not exactly correspond
to the threshold voltage as used in the experimental chapters. It is an
artificial offset for the calculations below, that corresponds to the gate
voltage needed to bring the Fermi Energy to the center of the band gap
choosing a constant capacitances throughout band and band gap. Carbon
nanotube FETs show a p-type behavior. For this reason hole conduction
is considered here.
Next we calculate how many free carriers are induced into the CNT chan-
nel when a gate voltage Vg is applied. We consider the condition where the
source-drain bias applied across the NT is small: eVsd kBT≈ 25meV.
In this case we assume the potential along the CNT to be uniform. The
product of the Fermi distribution and the density of available states (DOS)
yields in the number of carriers per energy in the CNT. For the total num-
ber of free carriers in the CNT as a function of the Fermi energy we have
to integrate over this product:
n(Ef ) =
∫
DOS · f(Ef )dE (2.16)
with the Fermi function (Figure 2.7 (a))
f =
1
1 + exp E−EfkT
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and the density of states of a semiconducting CNT (see Appendix Equa-
tion A.14)
DOS(E) =
8
3piaCCγ
|E|√
E2 − (Eg/2)2
Θ(|E| − Eg/2).
The DOS is plotted in Figure 2.7(b). Note that n is the number of charges
per tube length as the 1D DOS is a density per length. The product
DOS · f(Ef ) is plotted in Figure 2.7(c) for Fermi energy values belonging
to different gating voltages as described in Equation 2.15.
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Figure 2.7: (a) Fermi distribution f(E) for Ef given by Equation 2.15 at 300K
with CNT
Cg
= 16, V0 = 9V and Vg = −10,−8, ..., 10V.
(b) Density of States for a NT with Eg = 1 eV (Equation A.14).
(c) The product DOS · f(Ef ) for the same gate voltages as in (a).
The integral 2.16 cannot be solved analytically. Results of numerical
integration are shown in Figure 2.8 (a).
With the Drude model for diffusive transport we now can estimate the
channel conductance:
GNT = e
nµ
L
(2.17)
with the electron charge e, the length L of the CNT channel and the mobil-
ity µ. Here we assume the mobility to be constant. The total resistance
of a device is characterized by the sum of the CNT channel resistance
RNT = 1/GNT , the quantum resistance h4e2 and the contact resistance
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Figure 2.8: (a) Number of free charge carriers (holes in this case), as function
of applied gate voltage. (b) Conductance G and (c) log(G) of CNT
FET as function of applied gate voltage calculated by MOSFET
model Equations 2.16 and 2.18. Parameters: V0 = 9V,
CNT
Cg
= 16,
temperature 300K, contact resistance Rc = 50 kΩ, length of CNT
channel L = 1µm and mobility µ = 2000 cm2/Vs.
Rc. For this channel dominated model we assume the contact resistance
to be constant. With this we obtain for the total conductance of the CNT
FET
G =
1
h
4e2 +Rc +
L
eµn
. (2.18)
The conductance G as a function of the applied gate voltage is plotted in
Figure 2.8 (b) as calculated by Equation 2.18 using numerical integration
for the number of carriers n.
Let’s have a look at two regimes of Equation 2.18: the linear regime and
the subthreshold regime where the Fermi energy is just below the band
edge.
Linear G vs. Vg regime
For high Vg the conductance is strongly suppressed. For high negative Vg
the conductance saturates, limited by Rc and h/4e2. In the linear regime
of G vs. Vg in between, the total conductance is dominated by the channel
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conductance given by Equation 2.17. From this we can calculate the slope
as
dG
dVg
=
eµ
L
dn
dEf
dEf
dVg
.
The last term is given by Equation 2.13 and dn/dEf can be derived from
the integral 2.16. For energies well above the band edge we approach
the Fermi function by a step function cutting off at Ef and then the
derivative is dn/dEf = DOS(Ef ). Inserting this together with Equation
2.13 we arrive at
dG
dVg
=
e2µ
L
DOS
(
1 +
CNT
Cox
)−1
.
With e2 ·DOS = CNT from Equation 2.14 we get
dG
dVg
=
µ
L
Cox · CNT
Cox + CNT
∼ µCox
L
for Cox  CNT . (2.19)
In the linear region of G vs. Vg the slope of G(Vg) can be directly related
to the carrier mobility µ and the geometry of the device expressed in L
and Cox. In Section 4.2.3 this relation is used to determine the mobility
of our CNT FETs.
Subthreshold regime
In the second case of the Fermi energy being below the band edge, only
thermally exited charge carriers can contribute to a current. The num-
ber of carriers is determined by the Boltzmann factor e−(Eg/2−Ef )/(kT ).
Neither contact and quantum resistances nor the density of states are lim-
iting. The conductance is given by G = eµ/Ln0e−(Eg/2−Ef )/(kT ). If we
take the derivative of the logarithm d(ln(G))/dVg we get
d(ln(G))
dVg
=
d(ln(G))
dEf
· dEf
dVg
=
1
kT
dEf
dVg
In Section 2.1.4, the subthreshold swing S is defined as the gate vol-
tage needed to suppress the current by one order of magnitude S =
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dVg/d(log(I)). In the experimental part we generally plot the conduc-
tance at small bias voltage. So we have to transfer the above definition of
S into conductance. Because the bias voltage is constant the conductance
G = I/Vsd scales in the same way and we can say
S =
dVg
d(log (G))
= ln 10
kT
e
1
α
. (2.20)
The efficiency parameter α = e(dEf/dVg). In the subthreshold region α
is constant. In the ideal case the Fermi energy follows the applied gate
voltage and α = 1. Then the subthreshold swing is S ' 60mV/dec at
room temperature. In Figure 2.8(c) the logarithm of the conductance
G is plotted against the back–gate voltage. In our simulation we find
S ' 400mV/dec. Note that a fixed α = Cg/CNT = 1/16 was assumed. In
reality CNT is expected to vanish in the subthreshold regime (see Section
2.2). For a device that is completely dominated by the channel resistance
the subthreshold swing S could reach its ideal limit.
2.3.3 CNT Schottky Barrier Transistor model
The modelling of carbon nanotube Schottky barrier transistors is more
difficult than that for MOSFET devices and numerical simulation [20] is
essential. Therefore a qualitative description will be presented.
First we look at a mid-gap Schottky barrier structure. This means that
the barriers to the conduction and valence bands are equal, as sketched
in Figure 2.9 for the case of Vd = 0 and I = 0. For Vg > 0 the conduction
band is pushed down and electrons tunnel into the conduction band from
both contacts. For Vg < 0 the valence band barrier is thinned and the
hole tunnelling is increased. Note that the bands are bent towards the
contacts and flat in the central region.
Consider now the case where a bias Vd is applied and Vg = Vsd/2. In this
case the band diagram is symmetrical from left to right as sketched in
Figure 2.10(a). At the left, Vg = Vsd/2 and the left contact acts as a source
of electrons. At the right contact, Vg = −Vsd/2 and the right contact acts
as source of holes. Holes and electrons flow in opposite directions, so
24 Theoretical background
Ec
Ev
Φ
Bn Φ
Bp
Ec
Ev
Ec
Ev
(a) (b) (c)
Figure 2.9: Schematics of CNT with metal contacts and Schottky barriers.
Gate Voltage (a) Vg = 0, (b) Vg > 0 and (c) Vg < 0, ◦ indicate
electrons in the metal tunnelling into the CNT, • indicate holes
above Fermi energy of the metal.
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Figure 2.10: (a) Schematics of CNT with metal contacts and Schottky barriers
at Vg = Vsd/2. (b) Sketch of ambipolar current vs. Vg at fixed
Vsd. ◦: electrons in the metal tunnelling into the CNT, •: holes
above Fermi energy of the metal.
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the currents add. This is the minimum current of the Schottky barrier
transistor. For Vg > Vsd/2, electron injection is enhanced and the device
operates as an n-channel FET. For Vg < Vsd/2 it operates as p-channel
FET. The behavior sketched in Figure 2.10(b) of enhanced current for
both, positive and negative gate potentials is called ambipolar behavior
[21].
A symmetric ambipolar behavior can only be observed if the barriers
between metal and CNT have the same height for holes and electrons. In
CNT FET the most widely used contact metals Ti, Au and Pd have high
barriers to the conduction band, but low barriers to the valence band.
Therefore hole conduction is favored.
In this model the behavior of a CNT FET in the subthreshold region is
by tunnelling through the Schottky barrier. As this barrier is modulated
by the gate, the current through the nanotube in subthreshold region
depends on the coupling of the gate to the barrier. This coupling is con-
trolled by the gate capacitance C?ox. The thicker the gate oxide is, the
more the subthreshold swing S deviates from its ideal value of 60mV/dec
(2.20) for a Schottky barrier dominated FET [22, 23]. For 120 nm SiO2
a subthreshold swing of S ∼ 2000mV/dec was measured [17] (see Sec-
tion 4.2.3 for more experimental details). This is a big disadvantage of
Schottky barrier dominated CNT FETs compared to low contact CNT
FETs.
2.3.4 Experimental observations: Literature review
In literature both, channel dominated [24, 25] and Schottky barrier domi-
nated devices [17] have been reported, and in many cases both effects
might play a role [26, 27, 28]. Details of device geometry influence the
effectiveness of the gate in modulating the carrier concentration in the
channel [24] and in modulating the Schottky barriers [29, 17, 20]. Na-
notube diameter and metal - nanotube contact critically determine the
Schottky barrier height [30]. The role of the metal work function has
been studied by different groups [25, 31, 30]. Pd makes very good contact
for hole conduction [25, 32]. This is due to its good wetting properties
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and its high work function (5.1 eV) which aligns the Fermi energy quite
well with the CNT valence band. For Ti the Fermi energy lies deeper in
the nanotube band gap, so that injection of both, holes and electrons is
possible leading to ambipolar FETs. Quite good contact can be achieved
by annealing [21]. Al has a low work function (4.1 eV) and the barrier
to the conduction band is much smaller. Therefore electron transport is
favored [31]. We designed our CNT FETs to have low contact barriers for
holes as described in Section 3.2.
In summary the basic physics of MOSFET devices is described in Section
2.1 of this chapter. When scaling the devices down to nanowire like struc-
tures, the ratio Cs/Cox has to be studied. In depletion Cs is given by the
depletion capacitance Cd for bulk MOSFETs and deviates for nanowires
of diameter d < Wd. For small nanowires d LD and for carbon nanotu-
bes Cs is given by the quantum capacitance Cq. For CNT FETs a simple
model is developed based on the standard MOSFET theory. It shows the
basic physics. Assuming realistic values for µ and Rc of high quality CNT
FETs the quantitative outcome is in good agreement with observations
described in Chapter 4.
CHAPTER 3
Sensor fabrication techniques
Silicon nanowire (SiNW) FETs and Carbon Nanotube (CNT) FETs were
produced by different approaches: For SiNW FETs the structure was de-
signed by lithography and transferred into the device layer of a Silicon
on Insulator (SOI) wafer. CNT FETs were produced by localizing and
contacting randomly grown carbon nanotubes (CNTs). Whereas the fab-
rication scheme for SiNW FETs is fully CMOS compatible, the approach
used for CNTs can be used for research purpose only, as chemical vapor
deposition of CNTs is not CMOS compatible and the fabrication scheme
is sequential and very time consuming. Both processes are described be-
low. Experimental details about the developement of processes can be
found in Appendix C.
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3.1 Silicon NW FET
Silicon Nanowire FETs (SiNW FET) were produced by etching the struc-
ture into the device layer of a SOI wafer. The silicon substrate — called
handle layer — is used to apply a gate voltage and is therefore called
back–gate.
As starting material a SOI wafer with 150 nm buried oxide (BOX) and
a 100 nm thick device layer was used. It was p-doped by boron with a
resistivity of 10 − 20Ωcm and was purchased from CSD Silicon. The
fabrication of SiNW FETs is shematically shown in Figure 3.1. In short
it contains the following steps:
1. Thermal oxidation of a 80 nm thick top silicon oxide layer. By this
step the device layer is thinned to ∼ 60 nm.
2. Defining the etch mask of chromium:
• Structure of contact pads and connection leads defined by photo-
lithography and deposition of 80 nm Cr.
• Structure of nanowires and small leads defined by e-beam litho-
graphy and deposition of 100 nm Cr.
3. Etching of the structure:
• Plasma etching of the top SiO2 using the Cr layer as etch mask.
Plasma etching consists of a cleaning step of oxygen plasma,
an unselective SiO2 etching by a mixture of CHF3 and oxygen
plasma and a selective etching by CHF3 that stops on the Si
device layer.
• The chromium mask is removed by wet etching with a mix-
ture of NaOH, KMnO4 and H2O (with a ratio 2:3:12) under
constant shaking.
• The device layer is etched by Tetramethylammoniumhydroxide
TMAH (25%) and 10% isopropanol in H2O at 45◦ C under
constant stirring. A buffered HF dip just before this TMAH
bath is needed to remove the native oxide.
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Thermal oxidation of top oxide
Cr mask
Top oxide etched
Starting SOI wafer Cr mask removed
Si device layer etched
Contact region defined
Contact Al deposited
Figure 3.1: Schematics showing the fabrication steps of Si NW FETs. The red
color stands for Si, the blue one for SiO2.
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4. Contacts are created by a photolithography step to define the con-
tact region, a buffered HF etching step to remove the top SiO2 in
the contact region, in situ Ar sputtering and deposition of 100 nm
Al. The contacts have to be annealed at 450◦C for 10 to 30 minutes
to get ohmic contacts.
3.1.1 Top oxide
The top oxide is used as etching mask for the TMAH etching step and
as protecting layer for the leads working in liquid environment. Thermal
oxidation was performed at the PSI. The top oxide thickness is 70−80 nm.
One can estimate the consumed Si to be 0.46 · xox [33]. This gives 33 −
37 nm of consumed Si and thus the remaining device layer is expected to
be 62 − 68 nm thick. It is known that during the thermal oxidation of
SOI wafers, some oxygen can diffuse through the device layer and lead to
an increase of the buried oxide so that the device layer shrinks more than
expected from conventional silicon wafer oxidation [34]. But this effect
should be < 5 nm. The device layer thickness after oxidation is 60 nm, as
measured by an Alpha-Step surface profiler.
3.1.2 Etching mask
The structure of the mask can be seen in Figure 3.2. Contact pads are
designed in a decent distance from the active region because for the use in
sensing experiments, they have to be insulated from liquid. Contact pads,
leads and alignment marks are designed by photo lithography. Nanowires
are designed by e-beam lithography. The shape of the nanowire mask
could be varied. Typical length is 1− 10µm and the width is ∼ 80 nm.
Chromium was chosen as etch mask because it can easily be evaporated
and removed selectively to Si and SiO2 by a simple wet etching step and it
can easily be seen in the SEM. Organic masks like photo resist or e-beam
resist lead to problems as they can hardly be removed after CHF3 plasma
etching. The thickness of the Cr film is chosen to be as thin as possible to
minimize the aspect ratio of the mask of the nanowires. Limiting factor
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Figure 3.2: Structure of mask for SiNW fabrication.
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was the fact that the same Cr layer has to be used for alignment for the
subsequent e-beam lithography step - and therefore the Cr mask has to
be visible in the SEM even below the resist layer. The first evaporated
Cr layer is chosen to be 80 nm. The second Cr layer is 100 nm and it
is evaporated in three steps: 20 nm perpendicular and then twice 40 nm
tilted by an angle of ±12◦ − 15◦ towards the two contacts to ensure good
overlap with the first Cr layer (see Figure 3.3).
Figure 3.3: Overlay layer at metal evaporation. (a) Cr layer of 100 nm evapo-
rated perpendicular on a Cr layer of 60 nm. It can be seen that the
upper layer is not connected. (b) nicely connected 60 nm Au layer
on top the same bottom Cr layer.
3.1.3 Etching of the device structure
In a first step, the top SiO2 is etched using the Cr structure as etching
mask. Before the the sample is cleaned by an oxygen plasma step of
two minutes at a power of 200W. Then the SiO2 is etched by a CHF3
plasma (40 sccm (standard cubic centimeters per minute) at 25mTorr,
100W power) with addition of 2 sccm of oxygen for 90 s and for another
2min without oxygen. The oxygen is added since it was found that it
makes the etched surface smoother. This can be seen by an AFM analysis
shown in Figure 3.4. But when adding oxygen, the plasma etch does not
stop at the Si layer any more, as one can see from the etching rates in
Table 3.1. Therefore the last few nanometers of SiO2 are etched down to
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250 nm 250 nm
Figure 3.4: AFM images of Si surface with top SiO2 etched away. Left: the
result of a CHF3 plasma (40 sccm/min) process is shown. Right:
the result of a mixed CHF3 (40 sccm/min) and oxygen (2 sccm/min)
plasma is shown.
the Si without addition of oxygen.
Table 3.1: Etch rates of CHF3 plasma etch processes.
SiO2 Si PMMA
CHF3 21 nm/min ∼ 2.5 nm/min ∼ 10 nm/min
CHF3 + O2 21 nm/min ∼ 8 nm/min ∼ 30 nm/min
When the top SiO2 is etched, the Cr mask can be removed by a wet
etching step. A mixture of NaOH, KMnO4 and H2O (with ratio 2:3:12)
is chosen because it does not attack Si or SiO2 and because it etches
both, chromium and chromium oxide [35]. It etches Cr with a rate of
∼ 30 nm/min, after an initialization time of 60− 90 s. But to ensure that
no Cr clusters are left, one has to etch several minutes in addition and
strong stirring or shaking is needed. To avoid left overs sticking on the
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surface, the first washing step after etching was done under shaking as
well.
Before etching the device layer, the native oxide on the silicon has to be
removed by a 20 s dip in buffered HF. A mixture of 21ml HF (40%) +
148ml H2O + 155 g NH4F was chosen for an etch rate of 40 nm/min.
Tetramethylammoniumhydroxide (TMAH) was chosen for etching the Si
device layer because it is very selective to SiO2 and etches anisotropically
[36, 33]. It is very well suited for etching nanowire like structures [37].
With an etching rate of ∼ 70 nm/min in Si 〈100〉 direction, a short etching
time is enough to etch down the device layer. But an etching time of
15min was used to ensure that TMAH etches to Si {111} surfaces. These
are etched much slower and should build nice side walls of our nanowires
(see Appendix C.1).
The etch rate depends very much on temperature so that it has to be
controlled well. Therefore the etchant was stabilized in a temperature
bath at 45◦ C. 10% 2-propanol was added to the TMAH solution (25%
in H2O) to reach smoother etching. Constant stirring is important to
reach homogenous etching results. More details about TMAH etching are
described in Appendix C.1.
TMAH etches Si {111} planes much slower then other planes. On silicon
(100) wafers the nanowires have to be oriented in a 〈110〉 direction (see
Appendix C.1) to ensure that the nanowire sidewalls are {111} planes. In
this case the sidewall is not perpendicular to the top surface, but under an
angle of 54.47◦. This leads to a trapezoid like shape of the wire as shown
in Figure 3.5. Typical dimensions are 60 nm for the height h and 40 nm
to 120 nm for the width of the SiO2 mask. The top width of the nanowire
is expected to be thinner due to underetching of the mask. Because of
the trapezoid shape the bottom width is ∼ 80 nm wider than the upper
part (see Figure 3.5(c)). The nanowire width was estimated by SEM and
AFM as the examples of Figure 3.6 show. In case of thin masks or short
TMAH etching one can clearly see that the bottom of the NW is wider
than the mask. For longer etching times the undercut is too big so that
the bottom width cannot be resolved. We estimate the mean width of the
NWs to be in the range of W ∼ 100 nm typically.
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Figure 3.5: Sketch of geometric dimensions. (a) Height h = 60nm, grey: SiO2
mask, green: non vertical SiNW side wall. Geometrical proportion
for anisotropic etching is shown in (b). The additional width at the
bottom is geometrically well defined (c).
Figure 3.6: Images of two silicon nanowires. (a) From AFM one can estimate
the bottom width of 136 nm for wire (a). (b) From SEM image the
top width can be estimated to ∼ 20 nm for wire (b).
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3.1.4 Contacts
The contact region is defined by photo-lithography. The SiO2 is etched
by buffered HF. This is better suited than plasma etching since it attacks
the underlying Si less and when using CHF3 plasma in combination with
photo resist, the resist is hardened so that it cannot be dissolved after the
etching step. To prevent HF to flow between the sample and the photo
resist, an adhesion layer of hexamethyldisilazane (HDMS) is spun on the
sample just before the photo resist. After photo lithography the HDMS
is ashed in the open parts by 3min UV - ozone. This helps to remove
leftover photo resist which is important for homogeneous etching.
The samples were built into the vacuum chamber of the evaporator just
after removing the SiO2 to avoid oxidation of the Si. In addition the
sample is sputtered with Ar plasma for 20 s short before evaporation of Al
to remove any eventually new oxide in the contact region and to roughen
the Si surface. 100 nm of Al is evaporated at low pressure (∼ 1·10−7mbar)
with high rate to avoid oxygen to react with the Al.
After lift-off, the contacts are annealed at 450◦ C for 10−30min in forming
gas (mixture of Ar and H2) to form ohmic contacts.
3.1.5 Summary SiNW FET devices
Most SiNW FET sensors reported in literature are fabricated by a “bottom–
up” approach of positioning and contacting grown SiNWs [38, 39] or in
place growth [40]. In all these devices as well as in recently reported “top–
down” fabricated structures [41, 42], the metal contact or heavily doped
Si is in direct contact with the SiNW. This way the contact region is
dominated by two effects: the geometrical confinement and the material
junction. Here these two effects are separated by introducing semicon-
ducting leads. A “top–down” approach to fabricate SiNW FETs has been
developed with the following features designed for sensing experiments:
• Semiconducting leads ensure that there is no p-n or metal–semiconductor
junction at the edge of the wire.
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Figure 3.7: SEM picture of SiNW FETs with L = 10µm in top view (small
images top left) and in side view.
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• The SiNW channel is directly exposed to the environment so that
it can be used for sensing.
• Top oxide avoids leakage currents between the leads when working
in an electrolyte.
• The gate is insulated from the liquid by the buried oxide.
• Clean sidewalls are produced by TMAH so that a high aspect ratio
(length:width > 100) can be reached for NWs in the range of W ∼
100 nm.
• Standard SOI wafers with thin BOX and device layer can be used.
• The design is flexible and allows combination with on-chip electron-
ics or microfluidics.
• The width of the SiNWs can be adjusted by controllable under etch-
ing of the SiO2 mask in the TMAH wet etch process. This is im-
portant for application in the field of sensing. As we will show in
Section 5.1.2, the sensitivity of the SiNW response to a change in
surface potential can be tuned by adjusting the wire width. Con-
trolling the width by etching would allow combining SiNW FETs of
varying sensitivity to enhance the dynamic range.
Figure 3.7 shows SiNW FETs with L = 10µm. The top SiO2 can bee
seen in all pictures, the Si sidewall can be recognized in the two pictures
of viewing under a tilt angle.
3.2 Carbon Nanotube FET
The fabrication of SWNT Field Effect Transistors is illustrated in Figure
3.8. SWNTs were grown by Chemical Vapor Deposition (CVD) on Si
wafers with 400 nm thermally grown SiO2. Then alignment markers and
bonding pads of SiO2/Ti/ Au were prepared. SWNTs were selected and
located by SEM. Then the SWNTs were contacted by Pd or Ti / Au. For
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the passivation of the contacts different schemes were used as described
in Section 5.6.1. The first subsection gives a general overview of fabrica-
tion issues of carbon nanotube FETs (CNT FETs) to justify the chosen
approach. More details about our fabrication scheme can be found in the
following Subsections (3.2.2-3.2.4), alternative fabrication approaches are
described in Appendix C.3.
p++ Si substrate
SiO2
SiO2
p++ Si substrate
Source Drain
p++ Si substrate
SiO2
(a)
(b)
(c)
Figure 3.8: Fabrication Scheme for CNT FETs: (a) CNT growth, (b) pattern-
ing of markers, (c) deposition of metal contacts
3.2.1 General device fabrication issues
Today’s processes for device fabrication of CNT FETs of individual SW-
NTs are far away of being efficient and reliable. Many different approaches
for efficient and controllable device fabrication are under investigation.
One issue is how to place and align CNTs where they are needed, another
issue is how to get a specific type of CNTs. A third issue is the compati-
bility of CNT device fabrication with CMOS technology. All these issues
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have to be addressed for the two possible main routes of growing CNTs
directly on the substrate and of deposing CNTs from solution.
Positioning of CNTs
In CVD growth of CNTs their position can be chosen by selective position-
ing of catalyst. Many different approaches have been examined. Among
them are: Conventional lithography and lift-off technique for rather big
catalyst islands [32], micro contact printing [43] and self assembly of iron
containing macromolecules [44].
Orientation of CNTs during CVD growth was achieved by gas flow [45],
by an electric field or by growth along crystaline steps of the substrate
[46]. I regularly observed orientation of nanotubes with laminar gas flow,
but only for very long tubes (≥ 100µm).
Selective positioning of nanotubes from solution was achieved by dielec-
trofloresis [47], by tuning the hydrophobicity of metal and substrate with
self assembled molecular monolayers [48, 49, 50] or by molecular recogni-
tion of modified CNTs with modified contacts [51, 52].
As all these techniques are not yet fully developed, we design the contacts
to fit to randomly grown tubes. This is a time consuming process but
allows to control that only a single tube bridges the contacts.
Selection of CNT Type
In CVD of SWMNTs the diameter can be controlled by the size of the
catalyst particles and by the chosen temperature [53, 54, 55]. In this
way the diameter distribution can be tuned well. But to narrow down
the distribution is a task which is still under hard investigation [53]. To
narrow down the distribution to the level of chirality selectivity, other
parameters have to come into play that help stabilizing the growth like
co-catalysts or stabilizing effects of the substrate [56].
Solving SWNTs in water with single-stranded DNA oligomers as surfac-
tant is diameter dependant. Using different DNA sequences SWNTs of
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different diameter could be separated [57]. Metallic or semiconducting
CNTs could be deposited with high selectivity by dielectrophoresis [47].
A very critical issue in deposing SWNTs from liquid is to avoid bundeling.
A lot of studies can be found about solvents, surfactants and deposition
methods [58, 59, 60].
Some effort in fabrication of CNT FETs with tubes from solution is dis-
cussed in Appendix C.3. Finally we decided to grow tubes by CVD as
described in Section 3.2.2.
CMOS technique compatibility
For CVD growth of SWNTs directly on chip the high temperatures re-
quired for the decomposition of the gases is destructive for any CMOS
based chip. Efforts are put in bringing down the required temperature of
CVD by choice of catalyst and by plasma enhanced CVD. Such princi-
ple based incompatibilities can be avoided in liquid based deposition of
nanotubes. But in the process of separation and selective positioning of
CNTs from liquid, chemicals are needed that are far from being desired
in any CMOS compatible clean room. For our research purpose none of
these restrictions are relevant.
CVD growth on substrate and deposition of CNTs were both tested (see
Appendix C.3) but finally we stick to CVD growth as described in the
next Section.
3.2.2 Chemical Vapor Deposition
Different techniques can be used to produce Carbon Nanotubes: Arc-
discharge, laser ablation, High Pressure Carbon dioxide growth and cat-
alytic Chemical Vapor Deposition (CVD) of hydrocarbons. The last
method was chosen because CNTs can be grown on the substrate di-
rectly. All other production methods give a CNT powder that has to
be purified, suspended in solvents and then deposited on a suitable sub-
strate. There remain many problems in a solution-based device fabrication
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process. First, the nanotubes have to be purified. This normally involves
strong acid treatment and sonication, which may introduce defects into
the nanotubes and cut them into short pieces. Secondly, nanotubes tend
to bundle and surfactants are used to separate them efficiently, but sur-
factants are not desired for contacting the nanotubes.
By CVD, carbon nanotubes can be grown horizontally on the substrate
and are clean enough so that they can be contacted without any purifi-
cation step, which greatly reduces the possibility of defect formation of
SWNTs. Measurements in our group and others have shown that devices
made of CVD nanotubes grown directly on substrates tend to exhibit
better performance than those produced using SWNTs prepared by other
methods [61]. One of the reasons is the large diameter that CVD tubes
typically have [30], another reason is that surfactants used in the deposi-
tion can lead to an additional contact resistance.
The CVD process is based on the method developed in the group of H. Dai
[62]. The substrate covered with a catalyst of FeNO3, MoCl2O2 and AlO2
(preparation recipe in Appendix C.2) is heated in a furnace to 900◦ C –
1000◦ C under Ar flow. Hydrogen and the feeding gas (methane) are flown
during 10min for CNT growth.
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Figure 3.9: Scheme of CVD setup used for growth of carbon nanotubes.
The CVD furnace is sketched in Figure 3.9. Catalyst is spun on a freshly
cleaned wafer. The samples are introduced into the quartz tube on a small
boat. The gases are fed into the system by a pressure of 0.1 bar above
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atmospheric pressure. A water bubbler at the outlet gives us control over
the flow and avoids environmental gases to diffuse into the system.
Argon runs during heating up and cooling down (800 sccm/min). Dif-
ferent growth temperatures were used, but best results were achieved
with a temperature of 950◦ C. During growth, argon was switched off.
Methane (1300 sccm/min) and hydrogen were flown for 10min. After
growth methane is replaced by argon, but hydrogen still runs while cool-
ing down to 550◦ C. From this temperature down to about 200◦ C only
argon flows.
The temperature during growth has to be high enough to ensure that
there are only SWNTs, not double-walled or multi-walled. But if temper-
ature is too high, amorphous carbon is deposited. Hydrogen reduces the
deposition of amorphous carbon, but it competes with the growth process
[63]. Therefore the flow of hydrogen was chosen moderately. For more
details see Appendix C.2.
3.2.3 Selection and location
Scanning Electron Microscopy (SEM) was used to select and locate SW-
CNTs. A typical acceleration Voltage of 1 kV was used to image SWNTs
on silicon wafers with SiO2. At such low acceleration voltage the used
SEM (LEO Supra 35) has a resolution limit of about ten of nanometers.
Still individual carbon nanotubes can be seen. To check that we see all
the SWNT in SEM, a comparison between a SEM and AFM image of the
same sample is shown in Figure 3.10.
The advantage of the AFM is its much higher resolution that the SEM. To
prevent damaging the tubes tapping mode AFM was chosen. The SEM is
however much quicker and easier to be used than the AFM. One can be
relatively sure that every tube can be seen in an AFM scan of the surface
but it was not obvious if they would appear on SEM pictures due to lower
resolution of the SEM. By scanning the same area using AFM and SEM
and comparing the results it was estimated if everything could be also
seen in the SEM images.
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Figure 3.10: SEM (a) and (c) and AFM (b) and (d) pictures of the same region.
In SEM the CNTs can be seen even at quite low magnification
due to their high contrast to the background. The AFM has a
much higher resolution and the background is imaged much more
detailed. It even makes it hard to see the tubes. The very small
tube indicated with an arrow in (c) and (d) is harder to find in
the AFM picture (d) then in the SEM picture (c). (CNTs grown
by methane at 950◦ C.)
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Practically all tubes that are seen in AFM can also be seen in SEM. This
is an important result. In SEM the CNTs can be seen even at quite
low magnification due to their high contrast to the background. The
high contrast comes from the different electronic properties of CNTs and
the silicon oxide substrate. It depends very much on the acceleration
voltage. At low voltage tubes seem bright when looking at backscattered
electrons. The AFM has a much higher resolution and the background
is imaged in much more detail. The surfactant or catalyst particles lying
around are much bigger than the CNTs and therefore the feedback system
of the AFM cannot be optimised to image the CNTs. This makes it even
harder to see the small tubes. But we are pretty convinced that by careful
imaging both, AFM and SEM can show all the tubes. According to this
the SEM can be used to scan samples for nanotubes. One can localise the
nanotubes for contacting and roughly estimate from the SEM pictures if
the nanotubes are likely to be individual or not.
An open question is still how invasive the e-beam exposure is on CNTs.
Strong influence of e-beam exposure of carbon nanotubes has been re-
ported [64, 65], mainly for high voltages. But the good properties of
the nanotube FETs produced this way show that short imaging does not
strongly affect them. Even exposing contacted nanotubes to an e-beam
dose of 500µAs/cm2 at 35 kV does not influence their conducting prop-
erties (See Section 5.6.1).
3.2.4 Contacting CNTs
Two steps of lithography and metal deposition were used. A typical struc-
ture of the first one is shown in Figure 3.11 in yellow. It shows the bonding
pads, long leads to the inner part and small alignment markers and a side
gate designed for electrolyte gating. On this structure 10 nm SiO2, a
10 nm Ti adhesion layer and about 40 nm Au were deposited. Sometimes
bundles of nanotubes with a length of several hundred micrometers made
a short between the leads. The SiO2 below the leads insulated the leads
from these tubes and prevented from shortage problems.
In a second lithography step the contact leads were designed to contact
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Figure 3.11: Mask for metal deposition for CNT FETs.
the selected nanotubes to the leads defined in the first step. The structure
is shown in Figure 3.11 in grey. These contacts are made by Ti / Au or
Pd. The latter is chosen mostly as it makes much better contacts due to
its wetting properties and because the work function matches nicely the
CNT band gap.
3.2.5 Summary CNT FET fabrication
As an optimal fabrication approach for CNT FETs for sensing purpose
CVD was chosen for the following reasons:
• CVD tubes can be used as grown, no purification and no surfactant
is needed that would alter the surface properties.
• Tubes grown on substrate bundle less than CNTs in powder and
solution.
• CVD results in CNTs of rather high diameter of ∼ 1 − 3 nm. This
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Figure 3.12: SEM images of a CNT FET. Overview (a) with zoom in (b) show-
ing alignment marks and contacting leads. (c) is a zoom in of (b)
showing the gap with the CNT bridging.
48 Sensor fabrication techniques
favors high contact transparency. Good conducting properties of
CNTs from our CVD process are shown in the next chapter.
CNTs are localized by SEM before contacting so that we are sure that only
one tube bridges the contacts. Palladium was chosen as contact metal for
its good contact properties. SEM pictures of a CNT FET are shown in
Figure 3.12.
3.3 Packaging
All devices were glued on a chip carrier and wire bonded with Al wire
as can be seen in Figure 3.13(a). To contact the silicon backside it was
scratched with a diamond scriber to get a fresh, unoxidized silicon surface.
Then silver paint or silver epoxy was used to glue it on the chip carrier or
to create a big conducting pad. The pad or chip carrier ground plate can
be contacted by wire bonding.
Devices that were used in liquid were sealed with epoxy. Epoxy was placed
manually to cover the bonding wire and pads as shown in Figure 3.13(b).
In this way only the lithographically defined leads and the nanowires
or nanotubes were exposed to the liquid. As epoxy, Bectron PK 4342
was used for working in aqueous environment or standard solvents and
TorrSeal was used to work in benzene and chloroform.
(a) (b)
Figure 3.13: A chip on the chip carrier (a) before and (b) after packaging.
CHAPTER 4
Characterization of SiNW and CNT FETs
Device properties of the SiNW and CNT FETs described in Chapter 3
are discussed here. The silicon substrate is used as back–gate to modulate
the conduction of the SiNW or CNT channel. Main focus is put on the
small bias regime as this will be used in sensing experiments described
in Chapter 5. The two FET types are characterized separately in two
sections. A comparison will be given in Chapter 6.
4.1 Silicon Nanowire FET characterization
The main features of Silicon Nanowire (SiNW) FETs can be found in the
transfer characteristic, which is the conductance G of the nanowire as
function of applied gate voltage Vg as shown in Figure 4.1. Measurements
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of the transfer characteristics were always performed at zero dc bias vol-
tage on source–drain, but with a small ac voltage Vac = 10mV. In the
back–gate configuration the gate voltage is applied via the handle–wafer.
At negative back–gate voltages holes are induced in the channel. As the
device is p-doped this is the accumulation region. The onset voltage for
the accumulation region corresponds to the flat band voltage Vfb. It can
be found by extrapolating a linear fit of G vs. Vg to zero conductance. The
slope of such a linear fit is called transconductance gm. In the depletion
region the current drops exponentially with the gate voltage. A sketch of
the charge distribution in these regimes is shown in Figure 4.2. As the
nanowire is very thin there is a big region where the conductance is sup-
pressed completely [66]. A further increase of Vg leads to weak and strong
inversion with an exponential part and a linear part in the transfer char-
acteristic. The onset voltage of strong inversion is called threshold voltage
Vth. It can be extracted by a linear fit of G vs. Vg at zero conductance.
Each of these regimes is now described in more details analyzing mea-
surements of conductance vs. back–gate at room temperature and 77K
and current vs. bias measurements. Then the gate capacitance, effects of
varying geometry and hysteresis in back–gate response are described.
4.1.1 Accumulation regime
In accumulation the current is proportional to the applied gate voltage
(see Equation 2.1)
I =
W
L
µC ′ox(Vg − V0)Vsd (4.1)
with the nanowire width W , length L, the hole mobility µ, the gate oxide
capacitance per unit area C ′ox = Cox/A, the applied gate voltage Vg, an
onset gate voltage V0 and the applied source - drain bias voltage Vsd. This
relation holds for small bias voltages.
An effective device mobility µdev at zero bias can be extracted from the
transfer characteristic shown in Figure 4.3(a) for room temperature and
liquid nitrogen temperature (77K). In the accumulation regime the slope
of a linear fit is given by the derivative of Equation 4.1. Using G = I/Vsd
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Figure 4.1: Conductance vs. back–gate voltage for a typical SiNW FET of
L = 10µm. : linear dependance indicated by the left scale, ◦:
logarithmic dependance indicated by the right scale. Vsd: 0V dc,
10mV ac (317Hz).
we get dG/dVg = d(I/Vsd)/dVg = W/L · µdevC ′ox. From this, the hole
mobility is
µdev,h =
L
W
1
C ′ox
dG
dVg
. (4.2)
With a length L = 10µm of this specific SiNW, a width of 100 nm and
the gate capacitance 4.7 ·10−4 F/m2 as typical value (see Section 4.1.5 for
more details), we get
µdev,h(300K) ∼ 100 cm2/Vs,
µdev,h(77K) ∼ 320 cm2/Vs.
The effective device mobility is higher at 77K because of reduced electron–
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Figure 4.2: Sketch of accumulation, depletion, weak and strong inversion in a
SiNW FET of height h. Red marked chargesQimp symbolize immo-
bile charges of the acceptor ions. Green marked charges are mobile
and can contribute to a current. Qintr: intrinsic hole charge with
Qintr(Vfb) = −Qimp, Qacc accumulation charge, Qinv: inversion
charge with Qinv < |Qimp| for weak inversion.
phonon scattering. The measured device mobility µdev values are a lower
limit for the diffusive hole mobility µh. The resistive contribution of the
leads are responsible for lower conductance and thus µh > µdev,h.
At strong negative back–gate voltage, the conductance deviates from the
linear behavior as one can best see in Figure 4.1. This can have several
reasons:
• For very high fields, there is a dense accumulation layer. This con-
finement by the transverse electric field leads to a reduced mobility
[1, 67].
• The contact resistance of the Al contacts depends on the carrier
density. An increase in this series contact resistance might cause a
deviation from the linear G(Vg) dependance on the n - side.
• The field distribution (see Section 4.1.5) might depend on the field
strength and it might not be completely screened by the SiNW.
The flat band voltage Vfb is about −4.5V as deduced by a linear fit
indicated in Figure 4.1. The SiNWs are p-doped, but surface depletion
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Figure 4.3: Transfer characteristic of the same sample as Figure 4.1 in (a) linear
and (b) logarithmic plot.  measured at 300K, ◦ at 77K.
length is much longer than the width and height of the SiNWs so that
they are fully depleted and a negative gate voltage has to be applied to
reach flat band condition.
In accumulation the current as a function of applied bias voltage is linear
for any given gate voltage within the range explored. This is shown in
Figure 4.4(a) for a 1µm long SiNW. In this regime the resistance is ohmic.
At 77K the behavior is linear as well, but for the same gate and bias
voltages current is 4 times higher at 77K because of the increased carrier
mobility.
4.1.2 Depletion regime
In the depletion regime the nanowire is partially or fully depleted. The
current deviates from a linear relation to the applied bias voltage as one
can see in Figure 4.5(a). In a fully depleted nanowire the current is
suppressed as long as the applied bias voltage is not high enough to inject
carriers into the depleted wire.
Thermally activated charges can give rise to a small subthreshold current.
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Figure 4.4: Accumulation: Current vs. bias voltage for a typical SiNW FET
of 1µm length. The applied gate voltages are in the accumulation
regime. (a): T = 300K and (b): T = 77K, Vs = −Vd = Vsd/2.
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Figure 4.5: Depletion: Current vs. bias voltage for the same sample as in Figure
4.4. Gate voltages are in depletion regime. (a): T = 300K, (b):
T = 77K.
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It decays exponentially with the applied gate voltage with a rate given by
the subthreshold swing (Equation 2.7)
S =
dVg
d(log(I))
.
At constant bias voltage the conductance and the current scale equally
and therefore dVg/d(log(I)) = dVg/d(log(G)). The subthreshold swing in
the depletion region in the example of Figure 4.1 is
S = 110mV/dec.
Assuming a fully depleted wire we found the expression S = ln(10)kT/e(1+
C ′q/C
′
ox) with C
′
q → 0 (Equation 2.11). Including trap states with density
Dit we get with Equation 2.8
S =
dVg
d(log(I))
= (ln 10)
(
kT
e
)(
1 +
e2Dit
Cg
)
. (4.3)
From the measured subthreshold swing the density of interface traps can
be calculated
e2Dit ∼ 8 · 10−5 F/m2
(Cg ∼ 1 · 10−4 F/m2, see Section 4.1.5 for details). This means that
for energies within the bandgap (∼1V) there is one trap state per ∼
2 · 104 surface atoms. Which is in agreement with low trap state densities
reported in high quality SOI wafers [68].
4.1.3 Weak inversion regime
In weak inversion the wire is fully depleted of holes and thermally ac-
tivated inversion charge is responsible for a small subthreshold current.
This small electron current behaves the same way as the subthreshold hole
current described in Section 4.1.2. In the example shown in Figure 4.1 the
subthreshold swing on the inversion side is about 530mV/dec. This value
is far from the theoretical limit of 60mV/dec. This could be explained by
a higher Dit near the conduction band or by a Schottky barrier between
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Figure 4.6: Weak inversion: Current vs. bias voltage for the same sample as in
Figures 4.4 and 4.5. Gate voltages are in weak inversion regime.
T = 300K in (a) and T = 77K in (b), Vs = −Vd = Vsd/2.
the Si contact region and the Al contact pad for the case of inversion. The
subthreshold swing S is known to increase for Schottky barriers for thick
gate oxides as we use here [69].
The threshold voltage Vth defines the crossover from weak to strong in-
version. It is given by Equation 2.6 as Vth = Vfb+2ΨB +Qs/Cg. In case
of a nanowire, the semiconductor charge Qs in full depletion corresponds
to the charge of acceptor states Qs = −Qacc = eNaWLh where Na is the
dopant density andWLh is the nanowire volume. With this the potential
of the semiconductor charge is Qs/Cg = heNa/C ′g. Considering interface
traps the threshold voltage is given by [66]
Vth − Vfb = 2ΨB + qNa
C ′g
h+
e2Dit
C ′g
· 2ΨB
where Dit is the number of interface traps per unit area and per energy.
The bulk potential ΨB of silicon with a doping level of 1015−1016 cm−3 is
about 0.2−0.3 eV [1]. With all this we can estimate the density of interface
traps to be e2Dit ∼ 9 · 10−5 F/m2. This is very well in agreement with
the value obtained from the subthreshold swing in Section 4.1.2.
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For high bias voltages the current behaves in analogy to the depletion
region. This can be seen in Figure 4.6.
4.1.4 Strong inversion regime
In strong inversion there is a thin layer of electrons induced at the interface
of the nanowire with the buried oxide. This induced charge Qi is much
bigger than the depletion charge and therefore we can consider the simple
relation Qi = C(Vg −Vth) for Vg > Vth. The physics is the same as in the
accumulation region.
From the transfer characteristics in Figure 4.3(a), the electron mobility
can be estimated from Equation 4.2 in analogy to the hole mobility. By
using a linear fit on the n side we get
µe(300K) = 320 cm2/(Vs).
This is about three times larger than the hole mobility. This is equal to
the ratio between electron and hole mobility in bulk silicon
µe/µh = 3.
This indicates that holes and electrons see equal series resistances in the
leads and contacts.
At 77K the conductance is limited at high gate voltages to ∼ 1.2·10−7 1/Ω
(see Figure 4.3(a)). An explanation can be found from the bias depen-
dance: The current versus applied bias is plotted in Figure 4.7 for the
same device as in Figure 4.4. At room temperature the current depends
linearly on the voltage (Figure 4.7(a)). But at lower temperature there is
a barrier for small bias voltage as one can see in Figure 4.7(b). Such a
barrier is expected as Al tends to make a Schottky barrier to electrons in
silicon. In the particular case of Figure 4.7(b) the asymmetric behavior
indicates that the electron current is limited at one of the contacts in case
of high gate and voltage bias. This effect might come from a p-n junction
between the inverted leads and a local p-region at one of the contacts
coming from p-doping by Al.
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Figure 4.7: Strong inversion: Current vs. bias voltage for the same sample as
Figures 4.4 - 4.6. Gate voltages are in strong inversion regime.
T = 300K in (a) and T = 77K in (b).
The transfer characteristic in the inversion regime varies much between de-
vices of different fabrication runs. Some show current limitation for higher
gate voltage at room temperature, others at 77K only. This suggests that
on the n-side, a mechanism is limiting which is very sensitive to fabri-
cation details. Most delicate are surface and interface effects. Possible
explanations are Schottky barriers between Al pads and silicon contact
region, surface state induced Fermi level pinning or surface dominated
conduction.
The accumulation side is much more robust and does not suffer from such
effects. For this reason we set the main focus on the accumulation side,
especially in the context of sensing in Chapter 5.
4.1.5 Capacitance of gate coupling
As described before, the charge induced in the channel can be related to
the applied gate voltage by Qind = Cg (Vg − V0), where V0 is Vth or Vfb
in case of inversion or accumulation. The gate potential Vg−V0 is split in
the potential drop Ψsub over the depletion region in the handle layer, the
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potential drop Ψox over the gate oxide and the potential drop Ψnw in the
nanowire. This is sketched in Figure 4.8. The field lines indicate that in
addition to the field penetrating through the gate oxide into the nanowire
there is some field penetrating the sidewalls. In this section we will see
that the total capacitance Cg(Vg) can depend on the applied voltage. One
can write the total capacitance as a series capacitance 1/Cg = 1/Cox +
1/Cd,nw + 1/Cd,sub with
Cox: the capacitance given by the gate oxide and the nanowire geometry,
Cd,nw: the depletion capacitance in the nanowire,
Cd,sub: the depletion capacitance in the substrate.
Ynw
Yox
Ysub
Wd,nw
Wd, sub
d
Si, handle wafer
SiNW
SiO2
Figure 4.8: The electric field applied to the back–gate of a SiNW FET structure
drops over the substrate depletion layer by a part Ψsub, over the
oxide by a part Ψox and over the depletion layer in the nanowire
by a part Ψnw.
To calculate Cox we consider the case of zero depletion on both sides,
substrate and nanowire as if they would be metallic. In this case the
total capacitance does not depend on the applied gate voltage and is
given by pure geometric considerations. The gate oxide capacitance can
be estimated in first approach by C ′ox = Cox/A = ε0εSiO2/d = 2.3 ·
10−4 F/m2 for 150 nm thick oxide. This is a lower bound as only field
lines perpendicular to the oxide are considered, but the field can penetrate
the wire all around. A more detailed study considering a conducting wire
lying on an oxide surface can be found in [18, 19]. An analytical expression
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can be given for a metallic wire of radius r embedded in a dielectric εr
on a infinite metal plate in distance d: C ′ox = ε0εr/ ln(2(d+ r)/r). In our
case the nanowire is lying on silicon oxide and is surrounded by air. This
leads to a smaller effective dielectric constant εeffr ∼ εSiO2/2 ∼ 2 [18, 19].
With such an effective dielectric constant, the capacitance is
C ′ox = 4.7 · 10−4 F/m2
for a geometry corresponding to our devices (wire of 60 nm height and
100 nm width on a 150 nm oxide layer). Detailed numerical calculations
by Wunnicke [18] and by Vashaee [19] for rectangular or triangular wire
geometry give values that differ by 10% at most. Note that the capaci-
tance per unit area is larger for the wire than for the leads and contacts.
In a semiconductor an applied voltage can lead to a depletion layer Wd.
The corresponding depletion capacitance is given by
Cd = A
εSiε0
Wd
(4.4)
with area A and depletion width Wd. In the following two paragraphs we
will discuss the depletion capacitance of the nanowire and the substrate.
The depletion capacitance of the nanowire contributes most if the nanowire
is fully depleted — which leads to the smallest capacitance. A lower bound
of this capacitance can be estimated by inserting the wire height h into
Equation 4.4: Cmind,nw/A > εSiε0/h ' 2 · 10−3 F/m 2.
The depletion capacitance of the substrate can be measured as schemat-
ically shown in the inset of Figure 4.9(b). For a complete device, the
capacitance between the device layer and the substrate is measured as
function of the applied gate voltage. A dc voltage with ac modulation
of 11 kHz was applied to the gate and the capacitive part of the current
flowing to the grounded contact was measured. At high gate voltages, if
the substrate is in accumulation or inversion, the charge layer is very thin
and the total capacitance is given by the oxide capacitance. For small
bias voltages the substrate is in depletion and Cd,sub = AεSiε0/Wd,sub
is small and the total capacitance is reduced. The minimal depletion
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Figure 4.9: Back–gate spectroscopy on a SiNW FET device. (a) shows the
capacitance as function of applied back–gate voltage. In (b) 1/C2
is plotted. The inset shows the setup.
capacitance of the substrate can be calculated with the saturation ca-
pacitance Csat and the minimal capacitance Cmin from Figure 4.9(a) by
1/Cmind,sub = 1/Csat − 1/Cmin. This gives 12 pF , 6 · 10−5 F/m2 using the
total device area of 2 · 10−7m2. This gives a depletion width of
Wd,sub = 0.7µm.
The depletion width is given by (see Equation 2.4)
Wd =
√
2εSiε0(Ψs − V )
eNa
with the doping density Na, surface potential Ψs and the applied voltage
V . As Wd,sub Wd,nw we use a simplified sum 1/C = 1/Cox + 1/Cd,sub.
Combining this with Equation 4.4 we get
1
Cd,sub
=
1
C
− 1
Cox
=
1
A
√
2
eεSNa
(Ψs − V )
1
C
=
1
A
√
2
eεSNa
(Ψs − V ) + 1
Cox
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1
C2
' 2
A2eεSNa
(Ψs − V ), Cox  Cd (4.5)
This is the quantity plotted in Figure 4.9(b). By a linear fit on the plot of
1/C2tot versus voltage in accumulation for substrate we can get the dopant
density
Na ∼ 2 · 1015 cm−3
from Equation 4.5 (note: in depletion we assume the nanowire not to
be conducting so that the effective area is given by one contact and
lead). This value corresponds to the lower end of the specification 1015 −
1016 cm−3 of the wafer supplier.
If we want to know the total capacitance of the gate coupling to the
nanowire C ′g, we have to calculate the total capacitance of the series ca-
pacitance as evaluated above: 1/C ′g = 1/C
′
ox +1/C
′
d,nw +1/C
′
d,sub. For a
nanowire C ′ox = 4.7 · 10−4 F/m2 as previously calculated. We neglect the
1/C ′d,nw term as it is much smaller than the others. C
′
d,sub is calculated by
1/C ′d,sub = A · (1/Csat − 1/C(V )) from Figure 4.9 and is > 6 · 10−5 F/m2.
With all this the total capacitance is
C ′g ' 6 · 10−5 − 4.7 · 10−4
F
m2
.
The gate capacitance C ′g is large in the regions where the nanowire is in
accumulation and inversion and is smaller for small gate voltages because
in this region a depletion layer forms in the substrate. In depletion a mean
gate capacitance of C ′g ∼ 1 · 10−4 F/m2 is assumed generally (for example
in previous estimations of the doping level and the interface trap state
density).
4.1.6 Geometrical consideration
To compare depletion effects of the thin SOI device layer to our nanowires
the device layer of an unstructured SOI wafer was tested when a gate vol-
tage was applied via back–gate. The outcome is shown in Figure 4.10.
In a first experiment, the oxide on the device layer was freshly etched by
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Figure 4.10: SOI wafer pseudo MOSFET: Device layer of SOI wafer was con-
tacted by prober needles of tungsten carbide () or Al pads (◦).
Gate voltage was applied via back–gate.
buffered HF and then contacted with prober needles of tungsten carbide.
In a second experiment, contact pads of 200µm × 200µm were defined by
photo–lithography. The oxide was removed, Al evaporated and the con-
tacts annealed as it was done for the transistors (see Chapter 3). The con-
tact separation in both cases was in the range of 1mm, the unstructured
device layer was much larger. For such a geometry a conversion factor 4/3
has been reported [68] to deduce the sheet conductance G ' 4/3 · I/Vsd.
Although this is not an exact measure it can give some insight and is
therefore plotted in Figure 4.10. This graph shows that there is a barrier
for holes in case of prober needles and a barrier for electrons in case of Al
contacts. Threshold voltages depend on the barrier as expected for Schot-
tky barrier transistors. On the n-side of the Al contacted device layer the
current is of the same order as in highly conducting NWs. Contact bar-
riers on the n-side and typical NW resistances are obviously of the same
order of magnitude. For Al contacts, the p-side seems to be barrier free
so we can assume that the observed threshold voltage corresponds to the
flat band voltage Vfb. It is shifted slightly less to negative voltages as it
is for SiNW FETs (see for example Figure 4.1). Thus we can conclude
that surface depleting on the sidewalls of the nanowire is responsible for
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a shift in the order of ∼ −1V. Using the same geometrical argument as
above the hole mobility can be extracted from a contacted device layer
using Equation 4.2 by replacing L/W by a constant factor of 4/3 [66].
With the oxide capacitance C ′ox = 2.3 · 10−4 F/m2 from Section 4.1.5 we
get µh = 4/3 ·1/C ′ox ·dG/dVg ' 220 cm2/(Vs). This is slightly higher than
the best device mobilities µdev observed for nanowires which shows that
scattering at the nanowire side-walls contribute to lower device mobility.
It is still below bulk silicon mobilities meaning that surface scattering at
the oxide interfaces plays an important role.
- 2 0 - 1 5 - 1 0 - 5 0 5 1 00
2 x 1 0 - 7
4 x 1 0 - 7
6 x 1 0 - 7
8 x 1 0 - 7  1  µm 2  µm 1 0  µm 1 0  µm
Con
duc
tan
ce [
1/Ω
]
B a c k  G a t e  [ V ]
0 2 4 6 8 1 00
2 x 1 0 - 8
4 x 1 0 - 8
6 x 1 0 - 8
8 x 1 0 - 8
0
5 x 1 0 - 7
1 x 1 0 - 6
g m p
 sid
e [1
/(VΩ
)]
L e n g t h  [ µm ]
 
g m n
 sid
e [1
/(VΩ
)]
(a) (b)
Figure 4.11: Transfer characteristics (a) of SiNW FETs of various NW lengths.
The width was ∼ 100 nm and the length was designed to 1, 2 and
10µm. (b) shows the transconductance gm for p- () and n-side
(F).
SiNW FETs of different length and width were fabricated to study geo-
metrical effects. For thin nanowires (∼ 100 nm) three lengths L were
compared: 1µm and 2µm and 10µm. Transfer characteristics for these
devices are shown in Figure 4.11(a). The transconductances gm,p and
gm,n are plotted versus the wire length in Figure 4.11(b). For an ideal
nanowire FET the transconductance gm = dG/dVg is expected to scale
with 1/L (see Equation 4.1). Resistive contributions from contacts and
leads reduce this dependance. For short nanowires of 1µm or 2µm one
cannot see any clear length dependance in general (see Figures 4.11(b)
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and Appendix B.1). For such short wires the resistance of the wire is
smaller than the resistance of the leads. 10µm long nanowires show clearly
smaller transconductance in both, accumulation and inversion region. The
transconductance of 10µm wires is around 1.5 − 3 times smaller than of
short ones (1µm and 2µm), which is significantly less then the length
ratio.
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Figure 4.12: (a) Transfer characteristics of SiNW FETs with widths varying
between ∼ 150 − 400 nm. L = 10µm. (b) shows the transcon-
ductance gm of p-side () and Vfb (F) deduced from (a), both
bs. NW width.
The transconductance gm for long nanowires (∼ 10µm) with varying
widths is plotted in Figure 4.12. In accumulation the transconductance
increases with increasing width from 150 nm to 250 nm by a factor 1.3
almost reaching the expected 1.5. But it does not increase any further for
wider nanowires as the series resistance of leads start to dominate. The
flat band voltage Vfb is plotted as a function of width in Figure 4.12(b)
on the right scale (F). It shifts to more negative values for thinner wires
up to a maximum shift of ∼ 1.2V which corresponds to the observation
on a SOI wafer pseudo MOSFET described above. This shift is caused by
surface depletion of the sidewalls.
From the above observations we deduce, that in device designing the resis-
tive contributions of the leads, that get more narrow towards the nanowire,
66 Characterization of SiNW and CNT FETs
have to be considered. The leads are of the same doping level as the
nanowire so their resistance varies with applied gate voltage in analogy
to the nanowire. In a first approach their contribution can be described
by an increase in effective wire length Leff > L. Note that this is only
a rough description for two reasons. First they have a less strong capac-
itive coupling to the gate as they are wider than the narrow nanowires
(see discussion in Section 4.1.5 for gate coupling). Second, as they are
wider, less gate voltage has to be applied to reach accumulation in the
leads than in the NW. For long and thin enough wires lead resistances are
not dominating. Reducing the length below 10µm is only recommended
if the width can be reduced with high reproducibility fare below 100 nm
to be sure that contributions of the leads are small.
To study the effect of the top oxide on a SiNW FET, the transfer char-
acteristics were measured before and after removing the top oxide. Dur-
ing the fabrication process the oxide mask was thinned to ∼ 40 nm by
CHF3 plasma before etching the silicon device layer. After first test mea-
surements, a 10µm wide channel is patterned on top of the nanowire by
photo–lithography in the region depicted in the right panel of Figure 4.13.
The rest of the top oxide was removed by buffered HF. The transfer char-
acteristics are shown in Figure 4.13(a). The most obvious effect is that
the conductance saturation at high gate voltage is lifted. As the top ox-
ide was removed only locally on the narrow wire this cannot be a contact
effect. We suggest that the NW level is pinned by the top oxide.
4.1.7 Hysteresis
When the gate voltage is swept from negative to positive voltages and
backwards, a hysteresis in conductance response can occur. Such a hys-
teresis is often observed, usually on p- or n side, sometimes on both sides.
At 77K hysteretic effects are frozen out as shown in Figure 4.14(a). To
ensure clean NW side wall surfaces a working and packaged device was
shortly etched with buffered HF and TMAH. After such an etching proce-
dure, the hysteresis effect is basically gone as one can see in the example
of Figure 4.14(b). This shows that surface effects on the sidewalls of the
nanowire are responsible for hysteretic effects.
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Figure 4.13: Transfer characteristics of a SiNW FET with and without top
oxide (L = 1µm, W ∼ 100 nm). The oxide was removed within
a 10µm wide channel on top of the NW and adjacent leads as
sketched in the drawing.
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Figure 4.14: Hysteresis in conduction as function of gate voltage for two SiNW
FETs. In (a) the hysteresis is frozen out by low temperature,
in (b) the hysteresis was removed by etching the device with
buffered HF dip and and about 10min in TMAH (25% plus 10%
isopropanol in H2O).
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4.1.8 Summary SiNW FETs
In summary we can say that the SiNW FETs designed as described in
Chapter 3 show both, accumulation and inversion conduction. In long
(> 10µm) and thin (< 100 nm) nanowires the current is limited by the
NW channel for a temperature of 300K. In both regions the current is
linear with the bias voltage in a wide range. Ambipolar SiNW FETs that
are not dominated by Schottky barriers could be realized thanks to the
large contact region and semiconducting leads. A slightly higher doping
of the device layer would reduce Vth − Vfb and improve the transparency
of the Al – Si contacts and thus reduce the observed variation between
different devices in the inversion regime. The accumulation regime is very
robust regarding threshold and linearity versus back–gate. There is no
intrinsic hysteresis in the transfer characteristic of the device. Typical
values for the device parameters discussed in this section are shown in
Table 6.1 in comparison to CNT FETs.
4.2 Carbon Nanotube FET characterization
To characterize the effect of an applied electric field on the conductance
of a carbon nanotube, a gate voltage was applied to the silicon substrate
(back–gate) and the current through the tube was measured at a small
constant ac voltage of typically 1−10mV. A plot of measured conductance
vs. applied gate voltage is shown in Figure 4.15. The most important
features indicated in the graph are:
V0 is the threshold voltage for up and down ramp. Up ramp means run-
ning the gate voltage from negative to positive voltage, down ramp
means running the gate from positive to negative voltages. The
threshold voltage tells us at which voltage the transistor ”switches
on”. It is deduced from measurements by the intersect of a linear
fit dG/dVg with G = 0. (Note that in the theory Section 2.3.2 V0
was defined differently.)
4.2. Carbon Nanotube FET characterization 69
p++ Si substrate
SiO2
I
Vgate
Source Drain
� � � �� ��� � � � � � � � �
SiO2
-- - - - - - -
+ + + + + + +
VSD
Figure 4.15: Typical conductance vs. applied back–gate voltage of a SWNT
FET. Bias 1mV, 317Hz. Indicated are the threshold voltage V0
for up and down ramp, the on-conductance Gon, the hysteresis
∆Vg and the transconductance dG/dVg. Inset: scheme of CNT
FET measurement.
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Gon, called the on-conductance, is the value of conductance saturation
for low gate voltages. For practical reasons the conductance value
at Vg = −10V is usually chosen.
dG/dVg in the linear region is called transconductance gm. It measures
the efficiency of the gate response.
∆Vg is the hysteresis between up and down ramp. To ensure that the
hysteresis does not depend on initial conditions, the gate was swept
slowly to the initial value. Typically ten gate ramps were recorded
and averaged.
In the next four subsections these features are examined in more details.
4.2.1 Threshold voltage
The threshold voltage varies quite a lot from device to device. Values in
the range of
V0 = −5 . . . 9V
have been observed. Ideal CNTs would be intrinsic semiconductors, but
in general CNT FETs are p-type. Two possible reasons are mentioned in
literature. The first one is a possible electron transfer from the semicon-
ducting CNT to the metallic contacts [70] and alignment of the valence
band to the metal Fermi level due to a work function difference. The sec-
ond one is the adsorption of oxygen or water molecules on the nanotube
surface which would lead to an effective charge transfer to the nanotube
[71]. n-type conduction is possible when doping the nanotubes [72, 73]
or when using contact metals with low work function. Schottky barrier
dominated devices can show both conduction types [31].
4.2.2 On-conductance
At negative gate voltages the resistance of the nanotube channel is very
low and the overall resistance is dominated by the quantum resistance
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Figure 4.16: (a) Current vs. bias voltage for a SWNT. (b) Logarithmic plot of
conductance vs. back–gate voltage of the same device as in Figure
4.15
and by the contact resistance between the metal leads and the CNT (see
Equation 2.18 and Appendix A.2.1). This saturation conductance varies
from device to device but mostly lies in the range of
0.1− 1 · 2e2/h
(contact separation L = 0.5−1µm, Vsd = 1mV). Note that typical values
reported in literature are in the range of 0.01− 0.1· 2e2/h [74, 75, 52, 28],
but values as high as 2e2/h have been reported by the group of H. Dai
[25] (L = 300 nm). The high Gon shows that our devices have small
contact barriers and thus small Schottky barriers [20]. At large bias the
current saturates at a value of around 10 − 25µA as shown in Figure
4.16(a). Scattering on optical phonons has been reported [76, 77] as the
main reason for this saturation. If bias is driven further nanotubes will
break due to current-induced defect formation [78] that can lead to local
oxidation.
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4.2.3 Slope in transfer characteristic
There are two main measures for the dependance of the conductance on
the applied gate voltage. One for the regime above threshold and a second
below. Above threshold the strength of the gate response can by described
by the slope of the transfer characteristics dG/dVg. From Chapter 2.3.2
we know the expression(Equation 2.19)
dG
dVg
=
µ
L
Cox · CNT
Cox + CNT
.
For a measure that accounts for the device geometry, quantum capacitance
and series resistances, we can define an “effective device mobility” [24]:
µdev =
L
Cg
dG
dVg
(4.6)
We look at µdev in linear regime only. With the gate capacitance C?g ∼
20 pF/m (see Equation 2.12) we get from a linear fit on the transfer char-
acteristics in Figure 4.15 an effective device mobility of
µdev = 1500 cm2/(Vs).
We measured mobilities up to 2500 cm2/(Vs). The intrinsic mobility µ of
a nanotube is expected to be higher than this value, as screening by the
metal contacts reduces the gate efficiency and contact resistances damp
the device conductance. Still the observed values agree with mobility
values for Schottky barrier free devices with a tube diameter of the order
of 1.5 nm and L = 10µm as reported by Zhou [79]. Phonon scattering
decreases for increasing diameter. Therefore higher values are predicted
by [80] and have been reported for CNT devices with big (d > 3 nm)
CNTs and higher bias [24, 79, 25]. Device mobilities of contact dominated
devices are much lower (see for example [51]).
In the subthreshold region the conductance depends exponentially on the
gate voltage as can be seen in Figure 4.16(b). The subthreshold swing
S is defined to express which gate voltage is needed to suppress the con-
ductance by one order of magnitude. In Section 2.3.2 we found Equation
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2.20 for the subthreshold swing
S =
dVg
d(log (G))
= ln 10
kT
e
1
α
.
For the CNT FET in Figure 4.16(b) we find
S = dVg/d log(G) = 570mV/dec.
This value is far above the theoretical limit of 60mV/dec for a capacitance
ratio of one. In a channel limited device with thick gate oxide and wide
metal contacts the field is partially screened by the contacts [81]. This
leads to a efficiency factor α below 1. If Schottky barriers dominate the
subthreshold slope S depends strongly on the gate oxide as mentioned in
Section 2.3.3. For 400 nm SiO2 as used in our devices it is expected to be
larger [82]. For Schottky barrier dominated devices [20], S ∼ 2000mV/dec
was reported for 120 nm SiO2 [17]. For SiO2 of 20 nm, Schottky barriers
lead to an increase in S of more than a factor two [22], and this effect is
more pronounced for thicker oxides [28]. This tells us that our devices are
not governed by Schottky barriers.
4.2.4 Hysteresis
There is a significant hysteresis between up an down ramp of the gate
voltage. This is one of the main problems when working with CNT tran-
sistors in general. The width of the hysteresis depends on the speed of
gate ramp as one can see in Figure 4.17. The hysteresis is smaller for fast
gate ramps. The plot of hysteresis as a function of gate ramping speed
shows that the hysteresis increases dramatically for slow gate ramps. For
an estimation of the timescale an exponential decay was used to fit the
hysteresis vs. ramp speed. This gives a typical time scale of 0.6V/s. Trap
states in the SiO2 [83, 52, 84] or ions [85] and water [86, 87] adsorbed on
the nanotube surface and SiO2 surface were reported to be responsible for
this hysteresis effect. To lower the energy of oxide trap states [83] samples
were illuminated with UV light (356 nm). The hysteresis is generally not
affected (or even slightly increased in this specific case) which indicates
that in our devices this is not the dominant effect (see Figure 4.18(a)).
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Figure 4.17: (a) Conductance vs. back–gate voltage of a SWNT device with
varying sweeping speed. The hysteresis is measured by the dif-
ference of the area below the down ramp (open symbols) and the
up ramp (solid symbols), divided by the maximum conductance.
Inset: the hysteresis vs. ramp speed.
To make the oxide surface hydrophilic it was covered with a monolayer
of alkanetriethoxysilane with methyl or octyl as alkane-chain as described
in the Appendix C.6. The hysteresis is not reduced by this treatment
(more details in Section 5.6.2). This shows that the hydrophilicity of
the NT environment is not the main effect of the hysteresis. This is in
contrast to reports of McGill [52] who made a hydrophobic surface by
an octadecyltrichlorsilane monolayer before deposing CNTs from liquid
and contacting them. He reported very low hysteresis. The difference
is that in our case adsorbates, for example water molecules, between the
nanotube and the metal leads or in proximity could play an important
role. In [52] this effect is ruled out because the surface is hydrophobic
before contacting the CNTs. To minimize the amount of water adsorbed
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Figure 4.18: (a) G vs. Vg on a SWNT FET with high hysteresis. The effect of
UV light (365 nm) illumination (◦) is very small. (b)G vs. Vg on a
SWNT prepared by vacuum annealing at 130◦ C, 1·10−6 bar for 22
hours before deposition of Pd contacts. Hysteresis is dramatically
reduced.
in the contact region, the devices were annealed in vacuum (10−6mbar) at
130◦ C overnight before evaporating the metal contacts. Resulting devices
showed very low hysteresis as one can see in the example of Figure 4.18(b).
This might be a way to produce CNT FETs with low hysteresis. Further
studies are needed to learn about this effect in details. Therefore it would
be important to anneal devices in situ before evaporating.
4.2.5 Bundles versus individual nanotubes
Carbon nanotubes have a strong tendency to bundle, not only if they are
in suspension but even if growing on a substrate. Big bundles can easily
be recognized by AFM or even by SEM. In Figure 3.10 such bundles can
be seen. But bundles can be extremely small so that they even cannot be
recognized by AFM. An example of such a bundle is shown in Figure 4.19.
From the cross Section in the left part one would expect an individual
SWNT of diameter 1.6 nm. But it branches and two resulting tubes can
be seen that are bundled in the upper left part of the image. The apparent
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100 nm 100 nm
(a) (b)
Figure 4.19: AFM pictures (tapping mode) of CNTs grown by CVD with ethyl-
ene (Fe catalyst). The apparent height of the bundle (a) is 1.6 nm
(top left corner) is almost exactly the same as that of the tube in
(b) with 1.5 nm (lower tube).
diameter of an individual tube is about 1.5 nm. This shows that from
images we cannot unequivocally conclude to have an individual SWNT.
Electrical characterization has to be performed.
In a bundle of carbon nanotubes there are metallic tubes in parallel to
semiconducting ones. When conductance through the semiconducting
tubes is suppressed there is a high background conductance of metallic
tubes. In addition the gate coupling might be reduced if the metallic tubes
screen the field. An example of the back–gate response of a bundle and an
individual tube is shown in Figure 4.20 in logarithmic scale. Where as the
conductance of the SWNT can be suppressed by orders of magnitude, the
conductance of the bundle is suppressed to about a 1/3 of the maximum
value. This is the reason why it is important to have FETs of individual
tubes for sensing.
In Section 4.2.2 the current saturation for high bias is described for a
SWNT. In a bundle the maximal current is expected to be higher as it
can be distributed by the different tubes. The contact resistance between
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Figure 4.20: Transfer characteristic of FETs made of a bundle and an individ-
ual SWNT.
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Figure 4.21: Current vs. bias voltage for a CNT bundle (a) and an individual
tube (b).
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the metal contact and the different tubes of a bundle varies quite a lot.
Therefore one expects that the one tube with the smallest contact resis-
tance carries most of the current. When it comes into saturation, other
tubes start to contribute. Therefore a step like behavior is expected.
These features can be seen in Figure 4.21. The current as function of
applied bias of a bundle is shown in (a) whereas (b) shows the typical
behavior of an individual tube. Note that the CNT bundle is destroyed
at 3V bias.
Electrical measurements cannot distinguish between small bundles of SW-
NTs or thin multi–walled carbon nanotubes. When CVD growth was
performed with ethylene as feeding gas multi–walled nanotubes were very
common (see Appendix C.2). This gives similar FET characteristics. For
CVD with methane SWNTs are expected for the growth parameter we
used [63]. Bundling during CVD could be avoided to a large extend as
described in Appendix C.2.
4.2.6 Summary CNT FETs
The CVD and device fabrication scheme described in Chapter 3 has proven
to lead to high quality FETs. We summarize:
• High contact transparency is achieved leading to
– high on–conductance in the range of 0.1− 1· 2e2/h,
– high effective device mobility µdev : 100− 2500 cm2/(Vs),
– low subthreshold swing (< 200mV/dec) for 50% of the devices.
• The all present issue of hysteresis in back–gate response is addressed.
As an important origin the contact region has been identified. To
reduce hysteresis we suggest to anneal the devices before evaporating
the contact metal.
• High certainty to contact unbundled tubes is gained by a combina-
tion of imaging, transfer characteristic and bias dependance.
CHAPTER 5
Environmental Effects on Nano FETs
5.1 Introduction
5.1.1 Chemical sensors on basis of MOSFETs
The most common chemically sensitive field-effect transistor is the Ion
Sensitive Field Effect Transistor (ISFET) introduced independently by
Bergveld [88] and by Matsuo et al. [89]. It consists of a standard MOSFET
with the gate electrode replaced by an electrolyte solution and electrode as
shown in Figure 5.1. The channel resistance depends on the potential at
the gate oxide. This potential depends on the electrode potential Vel, the
liquid interface potentials and the surface charge of the insulator – liquid
interface Ψi. The deposition of ions at the insulator surface is equivalent
to a change of electrolyte–gate potential Vel. The effective gating comes
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from a superposition Vel + Ψi. In this case the ISFET is treated as a
MOSFET and the conductance is monitored as function of Vel. A change
in Ψi leading to a shift in G(Vel). This effect can be expressed by a shift
in the flat band voltage Vfb.
The expression Vfb = φm − φs −Qox/Cg (Equation 2.2) for the flat band
voltage in a standard MOSFET has to be adapted to the situation of
electrolyte–gate. The metal work function φm is replaced by the work
function of the electrode – solution interface φsol. The potential of the
interface charges is given by Ψi −Ψsol. This comes from a charge double
layer at the liquid – insulator interface with the surface potential Ψi at
the insulator side, and the potential drop Ψsol at the solution side. With
this
Vfb = φsol − φs +Ψi −Ψsol. (5.1)
Note that Ψsol is insensitive to ions. The detection of ions relies on the
change of Ψi with ion concentration, which can be directly observed by a
shift in Vfb. To ensure that φsol has a well defined potential, independent
from the ion concentration it is essential to work with a reference electrode
such as a calomel or an Ag/AgCl electrode.
p-type Si
n n
SiO2
SiO2 SiO2
Drain
Source
Gate
Figure 5.1: Scheme of a standard ISFET. P-type silicon with n-doped contacts
regions. The metal gate is replaced by an electrolyte solution.
5.1. Introduction 81
The gate dielectric is a critical part of the structure and defines the chem-
ical sensitivity of the ISFET. Typical gate insulators such as SiO2, Si3N4
or Al2O3 are sensitive to hydrogen ions so that they can be used as pH
sensors. The gate oxide can be modified for the sensing of specific chem-
ical or biological species. For example by immobilizing ligands at the
gate oxide, bio–molecules can be specifically recognized. Figure 5.2(a)
shows the example of an ISFET with protamine immobilized on the gate
that specifically senses heparin [90]. Another type of sensors are Enzyme
FETs (ENFET). Enzyme membranes are coated on the ion-sensitive gate
for example to monitor specific enzymatic reactions. A standard example
of such an ENFET is the penicillin sensor based on hydrolysis of penicillin
by penicillinase as shown in Figure 5.2(b) [91]. For a review on ISFETs
see [92, 93].
p-type Si
n n
SiO2SiO2
Ta2O5
+ + + + + + + + + + + + + + + + + + protamine
-
- -
-
Heparin
N
S
CO2
CH3
CH3
NCR
O
p-type Si
n n
SiO2SiO2
Si3 N4
penicillinase
H2O +
HN
S
CO2
CH3
CH3
NCR
O
OH
H+
(a) (b)
Figure 5.2: Scheme of modified ISFETs. (a) shows a heparin sensor with a
ligand immobilized on the gate oxide. In (b) the immobilized peni-
cillinase reduces penicillin and the hydrogen ions are sensed by the
ISFET.
The fact that a bulk reference electrode is needed prevents ISFETs to be
integrated into all solid state sensors. A way to circumvent this limitation
is to measure differentially the ISFET signal and the liquid potential via
an ion insensitive reference FET [94]. The challenge lies in constructing a
FET which acts as ideal solid state reference electrode that is not sensi-
tive to ion concentration, but still highly sensitive to changes in the liquid
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potential. When aiming at in vivo sensing with ISFET technology one
has to avoid applying the gate voltage via an electrolyte–gate: applying
a gate voltage high enough to reach inversion in the FET channel can
stimulate undesired responses in tissues. To avoid such effects, the gate
voltage can be applied by a back–gate in case of a very thin semicon-
ductor channel. This way the gate is isolated from electrolyte. Another
main problem in ISFET technology is the stability of devices in liquid.
Improvements in stability of chemically modified insulator – electrolyte
interfaces and immobilized sensing functionalities are of high importance.
A back–gate that helps avoiding to apply large electrolyte–gate voltages
surely enhances stability.
Another approach for chemical FET sensing is to modulate the flat band
voltage Vfb = φm − φs of a MOSFET by changes in the work function
of the gate metal. Redox active materials like iridium oxide or redox
polymers can be used as gate materials to sense oxidative agents [95].
Palladium is well suited for hydrogen sensing [96].
5.1.2 Going for nano
Short after the first report on CNT FETs [14], their potential in sensing
oxidizing or reducing gases has been realized and observed [97, 71]. These
were followed by reports on electrochemical gating of CNTs in analogy to
ISFET technology [98, 99]. This attracted high interest in adapting such
devices for biosensors.
This high interest is driven by multiple arguments. Most obvious is the
size compatibility between the sensing nanodevice and biological entities
[100]. This is crucial when aiming at studies of microscopic mechanisms
in biology at the level of a single organelle or even single molecules. Of
main interest is the high sensitivity of the current in nanowires or nanotu-
bes to adsorbed charges (see next paragraph). The fact that electrostatic
interaction and charge transfer involved in most biological processes can
be detected directly by an electronic device opens ways in merging biology
and electronics. In addition it allows label free detection of bio–molecules
via specific recognition by immobilized receptors [101, 102]. The small size
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of the sensors results in small capacitances and therefore fast response. It
permits to measure locally and allows integration into arrays of sensors
and, further on, into complex Lab-On-Chip devices. This opens possibili-
ties to correlate measurements in time and space for identical sensors and
permits multiplex measurements on an array with differently functional-
ized sensors. The latter is important because reliable disease diagnosis
often requires the identification of multiple molecular markers [103, 104].
Correlation measurements on an array of SiNWs have been used to mon-
itor signal propagation in the axon of a neural cell [105].
Size dependance of NW sensors has been discussed looking at various as-
pects. In contrast to planar FET sensors, molecular charges on the surface
of nanowire FETs can lead to accumulation or depletion of carriers in the
“bulk” of a small diameter structure. The amount of induced charges by
a change in surface potential is given by the semiconductor capacitance
dQ = Cs · dΨs (see Section 2.2). If the nanowire is small enough to reach
uniform energy throughout its cross section, this capacitance reaches the
quantum capacitance Cq. Therefore reducing the nanowire width en-
hances the response to a given change in potential at the sensitive oxide
as reported experimentally and by simulations [106]. When designing
sensing assays that make best use of the high potential sensitivity of NW
and CNT FETs, one has to consider other size effects. Nanoscale sensors
are not suited for the detection of minute concentrations of trace elements
because of the small volume they are sensitive to. The response time of
the sensor is limited by diffusion of analyte molecules to the sensor sur-
face — assuming irreversible adsorption. The smaller the sensing surface,
the smaller the chance of analyte molecules to diffuse to it. This might
lead to a very slow sensor response [107]. Reversible adsorption gets in-
creasingly important for small concentrations which limits sensitivity even
more [108]. These statements are still under debate arguing that for lower
dimensional sensors not only one dimensional diffusion to a planar sur-
face has to be considered. Including this consideration, response times of
low dimensional nanosensors scale much slower when decreasing concen-
tration than of planar devices [109]. Experiments will have to show how
all these effects combine to the effective sensitivity. Small concentrations,
below 10 fM, of streptavidin [41] and PSA (prostate specific antigen) [104]
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have been detected in low ionic buffer solutions by SiNW FETs. A big
advantage of nanoscale devices is the fact that they can handle minute
sample volumes and they are sensitive to a small amount of molecules. A
response to as few as ∼ 10 streptavidin molecules has been reported for
biotin functionalized CNT FETs [110]. This suggests that single molecule
detection can be envisioned with such devices. Sensitivity of nano-sensors
to single (large) biological objects has been impressively demonstrated by
realtime monitoring of individual viruses attaching and detaching on a
SiNW FET [111].
Whenever nano FETs are used as transducers for specific molecular recog-
nition or reaction the sensor has to be functionalized. In the case of SiNW
FETs this can be done by covalent binding to the native SiO2 layer or the
freshly prepared Si sidewall. Covalent chemistry on CNTs severely affects
their electronic properties [112] which is not acceptable for FET devices.
Therefore, recently much effort has been dedicated in non covalent func-
tionalization. Pyrene groups for example interact strongly with CNTs
via pi-stacking [113, 114] and can be used in linking molecules for fur-
ther functionalization. This way glucose oxidase was immobilized and its
enzymatic activity could be monitored [115]. Another approach is the ad-
sorption of polymers such as polyethylene imine (PEI) and poly(ethylene
glycol) (PEG) [110] or Tween [116] that can be further modified with spe-
cific receptor molecules. In a similar way ss-DNA has a high affinity to
CNTs as described in Appendix C.3, which was used in a specific DNA
sensing assay on CNT network FETs [117].
For a more detailed overview on nano FET based biosensing see [118] for
SiNW FETs and [100] for CNT FETs. Although a multitude of impressive
biosensing experiments with SiNW and CNT FETs has been reported
interest in simple pH sensing by SiNW FETs is increasing [119, 41, 106].
On one hand pH sensing with surface groups of SiNWs is the most basic
system to study sensing effects in more details, on the other hand one
can expect industrial applications to come up soon. In case of CNT FETs
simpler systems have been studied again in parallel to the above mentioned
biosensing experiments. One example are theoretical and experimental
studies of the adsorption of benzene derivatives on CNTs [120, 121, 122,
123]. Another example are most recent reports about electrolyte gating
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and electrochemical aspects of CNT FETs in ionic solutions. Larrimore
[124] reported that CNT FETs follow the electrostatic liquid potential
and therefore act as reference electrodes. Minot [125] showed both, the
effect of the electrostatic and of the chemical potential changes under
unspecific adsorption of proteins. Heller showed experimentally [126] and
theoretically [127] that the density of states in carbon nanotubes has to
be considered when studying electrochemical aspects of CNT FETs.
For our studies on sensing presented in this chapter we focus on more de-
tailed investigation in the electrolyte gating (Section 5.3) and pH sensing
mechanism for SiNW FETs (Section 5.4). Then we show how sensitive
CNT FETs are to various environmental effects (Section 5.5) and focus on
stability issues on these devices (Section 5.6). A comparison of SiNW and
CNT FET devices can be found in Chapter 6. But first the test setups
used for measuring in liquid are described.
5.2 Setup for test in liquid
Most promising applications for nanoscale FET sensors are in the area
of biosensing. For this it is essential to work in liquid. In this situation,
any electrical contacts should be protected from the liquid. In addition
one has to be able to control the electrostatic potential of the liquid. The
setup has to enable adding analytes or exchanging liquids.
The electronic insulation is provided by device packaging as described in
Section 3.3. The only parts in contact with liquids are the sensitive parts
and the microscopic leads. For SiNW FETs the leads are covered by the
top oxide and only the side walls are in touch with the liquid. This way
leakage currents are below 10 pA at 10mV bias in 1M KCl solution. For
CNT devices the metallic contacts are not protected, but as small bias
voltages of 1mV are used, leakage currents are about 1 pA for 10mM
NaCl.
Two different setups are used to bring the device in contact with liquids.
In the first one the chip is placed upside down in a beaker as shown in
Figure 5.3. A home made cover with a socket holds and contacts the
86 Environmental Effects on Nano FETs
Figure 5.3: Schematics and photographs of the open liquid setup. The chip sits
in a socket mounted at the cover of the glass beaker. The beaker
is filled with liquid to a level that reaches the chip, but not the
socket.
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chip. The pins have to be protected by epoxy. Then only the protected
part of the chip is in liquid and the socket is above. The liquid can be
stirred by a magnet and heated by a hot plate. The opening of the cover
allows access to a pipet and an electrode. For the second setup the chip
sits upwards in the socket and a flow cell was mounted on the chip as
shown in Figure 5.4. With a spring it can be pressed to the chip so that
the o-rings act as a seal. Solutions can be pumped trough by a peristatic
pump. A platinum wire, serving as an electrode, is mounted in the liquid
cell. A silver wire is used as quasi-reference electrode and is mounted in
the tubing connection.
Pt electrode
Ag electrode
inlet
outlet
O-ring
Figure 5.4: Schematics of the liquid cell. The chip is drawn with some distance
to the o–ring for a better view. The cell is pressed on the chip
which is sitting on a socket.
5.3 SiNW FETs in liquid
The behavior of SiNW FETs in an electrolyte solution is studied in this
section. We start with the influence of the solution on the back–gate re-
sponse and then describe electrolyte gating. Focus lies on the combination
of the two. Stability issues are considered in Subsection 5.3.3.
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5.3.1 Transfer characteristic in liquid environment
First we compare the behavior of nanowire FETs in air and in liquid
environment. As in our design the nanowire is on top of the gate oxide it
is exposed to the environment. When the sample is immersed in liquid the
dielectric environment of the nanowire is changed dramatically. In Section
4.1.5 we saw that the electric field of the gate penetrates the nanowire from
different directions. It penetrates the bottom, directly via the gate oxide,
but as well the sidewalls via the nanowire surrounding. In presence of
an electrolyte, the back–gate can couple to the solution capacitively via
the back–gate oxide. This enhances the total gate capacitance as shown
in Figure 5.5. The back–gate response of a SiNW FET is compared in
air (black) and in 1mM NaCl (red) in H2O. On the p-side, the slope of
the transfer characteristic in electrolyte is 5 times larger than in air. The
inset shows the liquid potential monitored by a silver wire. For negative
back–gate voltages it partially follows the gate voltage. This way the
liquid potential acts as a parallel gate which can be accounted for as an
increased effective gate coupling.
In the n-regime the transfer characteristic is the same in air and in liquid.
The reason is that the liquid potential does not follow in this regime
as seen from the inset. The nanowire seems to be slightly inverted for
the small liquid potential which enables electron current in the case of
inverted contacts. The potential of the liquid can be forced to be con-
stant by inserting a grounded Pt electrode. In this case the conductance
in the p-regime is completely suppressed. The reason is that the elec-
trolyte potential couples stronger to the nanowire than the back–gate
does. Therefore the nanowire stays depleted or slightly inverted for all
back–gate voltages. These effects are studied in more details below.
5.3.2 Electrolyte gating
In presence of an electrolyte, the nanowire surface potential depends
strongly on the potential of the electrolyte. This potential can be modu-
lated via the platinum electrode. As this is a highly polarizable electrode
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Figure 5.5: SiNW FET in air () and in 1mM KCl without (©) controlled
liquid potential and with Pt electrode at Vpt = 0V (M). Inset
shows the liquid potential monitored by a Ag wire with floating
(©) and grounded (M) Pt potential. dG/dVg = −8.3·10−8 (VΩ)−1
in air and −3.8 · 10−7 (VΩ)−1 in KCl.
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[128, 129] the liquid potential has to be monitored by a reference electrode.
A calomel electrode was used in case of measurements in the beaker. In
the closed liquid chamber, a silver wire was used as simple quasi - ref-
erence electrode. The nanowire is kept on zero potential (with a small
ac modulation of 10mV) via source and drain (see Figure 5.6(b)). The
potential difference between the liquid and the grounded nanowire defines
the electric field that gates the SiNW FET. This field between the li-
quid and the nanowire causes ions to accumulate around the nanowire as
sketched in Figure 5.6(b) and it induces charge carriers in the nanowire.
The ionic double layer charge couples strongly to the nanowire as it is
separated by very thin native oxide only. For a simple estimation of the
electrolyte–gate capacitance a model is used of a plane capacitor between
the sidewall of the nanowire and the liquid in distance λ which is the
Debye length given by
λ =
(
εkT
2z2ione2c
)1/2
.
c is the ion concentration in m−3 and zion is the charge state of the ions.
λ is of the order of 10 nm for a monovalent ion concentration of 1mM.
With this we get a double layer capacitance of
C ′dl ∼
εH2Oε0
λ
∼ 0.1 F
m2
. (5.2)
This capacitance is larger than the semiconductor capacitance C ′s of our
nanowires. C ′s is estimated to be in the range
2 · 10−3 F
m2
< C ′d,nw ≤ C ′s ≤ C ′acc ≤ 2 · 10−2
F
m2
where C ′d,nw is the depletion capacitance estimated in Section 4.1.5 and
C ′acc is capacitance of the accumulation layer where Wacc = 5nm was
chosen. This means that C ′s dominates the sensitivity in both regimes,
accumulation and depletion.
The gating effect of such an electrolyte–gate is shown in Figure 5.6(a)
where the conductance of a nanowire FET is plotted against the liquid
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potential with a silver wire as reference in 1mM KCl. In the linear region
the conductance changes with G ∝ −4.9 · 10−7 · Vag. Compared with
Figure 5.5 we see that the electrolyte–gate is 6 times more efficient than
the back–gate in air. To verify with theory: C ′ox · 6 ' 3 · 10−3 F/m2 is
in the range for C ′s given above. (C
′
ox ' 4.7 · 10−4 F/m2 is calculated in
Section 4.1.5.)
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Figure 5.6: Conductance versus reference potential of SiNW FET in 1mM KCl.
The gate Vpt was applied to Pt wire, measured by an Ag wire (Vag)
as reference electrode as shown in the sketch. Same sample as in
Figure 5.5.
To characterize the relation between the liquid potential and the applied
gate potential we plot the Ag reference potential Vag as function of the
applied voltage Vpt on the platinum electrode for various back–gate volt-
ages Vg (see Figure 5.7). The liquid potential follows Vpt with a shift
of ∼ −150mV for small back–gate voltages. The shift deviates by an-
other −160mV for Vg = −6V and by 70mV for Vg = 6V. The slope is
dVag/dVpt = 0.985 . . . 0.995.
Our geometry allows to apply a back–gate voltage and an electrolyte–
gate simultaneously. The electrolyte–gate influences only the nanowire
and parts of the leads (sketched in Figure 5.6(b)) as everything else is
sealed with epoxy. On top of the device there is a SiO2 layer so the
electrolyte–gate primarily acts from the sidewalls. Since the nanowire is
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Figure 5.7: Measured potential of an Ag electrode vs. applied Pt potential
for various back–gate voltages in 1mM KCl. Ground is defined
by source and drain of a SiNW. Horizontal dashed line: Vag =
−150mV.
smaller than the depletion length Wd, not only the side wall surfaces, but
the bulk NW is influenced. The leads are much wider than the nanowire,
therefore they are only affected at the side wall surfaces. The electrolyte
couples much stronger to the nanowire than the back–gate as seen in the
previous paragraph. The potential of the nanowire is therefore predomi-
nantly controlled by Vpt. The back–gate on the other hand couples to the
entire device structure. Its influence is overpowered by the electrolyte–
gate at the nanowire only. We can gate the contacts with leads and the
nanowire independently by back–gate and electrolyte–gate respectively.
An overview of the effects of the back–gate Vg and the electrolyte plat-
inum gate Vpt is shown in Figure 5.8. The conductance of the SiNW FET
is plotted in colors against the back–gate voltage Vg and the electrolyte–
gate voltage applied to the platinum electrode Vpt. In the lower left corner
where Vg and Vpt are both negative, the contacts and the nanowire are
in accumulation regime (p). A current can be carried by the induced
holes. In the upper right corner both, contacts and nanowire are in in-
version regime (n), so that the SiNW FET is in electron conductance
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Figure 5.8: SiNW FET in 1mM KCl electrolyte (pH 7). Conductance vs. back–
gate Vg and electrolyte–gate Vpt. Same sample as in Figure 5.5.
regime. In the other two corners of the color plot opposite charges are
induced in contacts and nanowire. In the upper left corner the contacts
are driven to accumulation by the back–gate and the nanowire is inverted
by the electrolyte–gate. In this p-n-p configuration, the current is blocked
by two p-n junctions. From analogous argumentation, we conclude to a
n-p-n configuration in the lower right corner. In the central part, the
conductance is suppressed because the nanowire, the contacts or even
both are depleted. The situation is not symmetric with respect to 0V
because of different threshold voltages in n and p regime for back–gate
and electrolyte–gate. To compare the efficiency of the electrolyte–gate
and the back–gate one can measure the slope of equipotential lines in the
contour plot of Figure 5.8. One has to chose a region where both gates
are in linear region. On the p-side the slope of 4Vg/4Vpt = 5.5. On the
n-side it is 4Vg/4Vpt ' 5 for small Vpt and 4Vg/4Vpt ' 2 for high Vpt.
In this region, the contacts seem to dominate. For a more detailed study
we look at conductance traces in the color plot at fixed Vg or Vpt.
Lets first consider the electrolyte–gate response for fixed back–gate volt-
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Figure 5.9: Accumulation regime: Conductance vs. liquid potential (Ag refer-
ence) at fixed Vg. This corresponds to vertical traces indicated in
the color plot. The x axes is scaled to the Ag potential. 1mM KCl.
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ages. This corresponds to the situation of a MOSFET with fixed contact
doping. We look at the situation of p-type contacts induced by a negative
back–gate voltage. In Figure 5.9 the conductance of a SiNW FET and
the liquid potential were measured simultaneously while the potential of
a Pt electrode was swept. The conductance is plotted versus the potential
of the reference electrode (Ag wire). For back–gate voltages of Vg = −4V
and Vg = −6V the contacts are in p-regime and highly transparent. Con-
ductance is suppressed for positive electrolyte–gate voltages Vag and en-
hanced for negative Vag. For both back–gate voltages Vg = −4V and
Vg = −6V the contact regions and leads are more conductive than the
wire and therefore there is only a small difference. The threshold vol-
tage is very similar in both cases (Vth = −0.88V for Vg = −4V and
Vth = −0.82V for Vg = −6V) and the transconductance dG/dVag is
slightly higher for more negative Vg (dG/dVag = −4.1 · 10−7 (ΩV)−1 and
dG/dVag = −4.9 · 10−7 (ΩV)−1 for Vg = −4V and Vg = −6V respec-
tively). This can be explained by a higher conductance of the leads if
they are deeper in accumulation. The main difference between the two
back–gate voltages is that the liquid potential is shifted by 160mV. The
fact that the back–gate has a minor effect below −4V can be seen nicely
in the lower left corner of Figure 5.8 and in conductance traces for fixed
Vpt shown in Figure 5.10. The contacts are highly transparent and the
current is limited by the nanowire where the potential is controlled by the
electrolyte–gate. With all this we see that truly the nanowire channel is
the current limiting factor in this region.
In inversion mode, for positive Vg and Vag, the situation is similar, but
we cannot see any saturation as shown in Figure 5.11. But as we can see
in the color plot (inset), the inversion side is cut off by the measurement
window in the linear increasing region. Nothing speaks against a possible
saturation at higher voltages. Note that in air, the back–gate response in
the n-regime for the same device saturates at about 5.2 · 10−8 Ω−1 just as
it does for Vpt ≤ 0V (dashed line). If the nanowire is driven into inver-
sion by an electrolyte–gate (Vpt > 0V) this saturation is lifted. Therefore
we conclude that the saturation has to come from the nanowire rather
than from the contacts. In air the back–gate obviously cannot drive the
nanowire far into inversion. Reminding the effect of the top oxide on the
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Figure 5.10: Accumulation regime: Conductance at fixed liquid potential and
and varying back–gate. This corresponds to the traces indicated
in the inset for Vpt = −0.9, −0.8, −0.7, −0.5, −0.4V. 1mM KCl.
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Figure 5.11: Inversion regime: Conductance vs. back–gate at fixed liquid po-
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saturation (see Figure 4.13), we conclude that the top oxide pins the en-
ergy level of the nanowire at its top side and avoids full inversion. Whereas
the back–gate cannot overcome this pinning, the coupling electrolyte–gate
is strong enough so that the pinning can only dominate in a small gate
voltage window.
In summary, this section shows the high efficiency of the electrolyte–gate
coupling. It is 5–6 times higher than the coupling of the back–gate. The
electrostatic potential of the liquid can be controlled by a Pt electrode.
The back–gate couples weakly to the liquid potential. This cannot be
neglected, but the effective liquid potential has to be monitored by a
reference electrode. The combination of back–gate and electrolyte–gate
permits control of the charge carrier density of both, the nanowire and
the contact region.
5.3.3 Stability of SiNW FETs liquid setup
To be confident about the reliability of the above explained measurements,
fluctuations over long times have to be controlled. Stability issues arise
rather from the not optimized measurements setup as from the SiNW
FET devices. This can be seen by the comparison of the two liquid setups
introduced in Section 5.2. In both cases the conductance of a SiNW was
monitored overnight in 1mM NaCl while the back–gate was set to a fixed
value where the device is most sensitive. In case of the closed chamber the
liquid was under constant flow of 1ml/min. As one can see from Figure
5.12, the conductance G varies dramatically in an initial time which is in
the range of 1 h in the open chamber and 5min in the closed one. Then
in case of the closed chamber it fluctuates around a value that decays by
around 1% per hour. These fluctuations can be reduced by stoping the
flow. In case of the less controlled, open chamber G fluctuates by more
than one order of magnitude. The reason for such drastic changes is not
clear. An obvious reason would be the uptake of oxygen from air in case
of the open chamber. This was tested by bubbling the liquid with N2 and
O2 alternatively. The gases increase fluctuations as seen in Figure 5.13.
But the effect of oxygen and nitrogen cannot be clearly distinguished.
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Figure 5.12: Fluctuation in open liquid (a) and in closed chamber (b).
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Figure 5.13: Effect of N2 and O2 bubbling in 1mM NaCl solution on SiNW
FET.
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The degradation of the SiNW FETs is small. They could be used for for
more than 200 experiments without degradation problems. As an example
we show the transfer characteristic of a SiNW FET before and after more
than 100 experiments in air and liquid during 6 weeks in Figure 5.14.
One can see some changes in accumulation mode which is most sensitive
to surface effects, but none in inversion. This shows that only the stability
of the sensing nanowire surface has to be addressed when optimizing long
term stability.
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Figure 5.14: Transfer characteristics of a SiNW before and after more than 100
experiments in air and liquid, including high bias and electrolyte–
gate experiments.
The devices respond to many environmental effects. A closed and well
controlled test setup is therefore crucial. For further control of the setup
the liquid potential and the temperature have to be stabilized. In addi-
tion the oxygen content in aqueous solutions has to be controlled which
is done in most of our experiments by bubbling N2 through the liquid
for 2 h before and during measurements. To be able to measure in a
less strictly controlled environment, differential measurements with two
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differently functionalized nanowire FETs are suggested.
5.3.4 Summary
In conclusion, we see that SiNW FETs are very stable in liquid environ-
ment. Without any particular surface treatment, they can be used for
months. In our devices the gate efficiency of the electrolyte–gate in 1mM
KCl is about 5–6 times higher than that of the back–gate. This is shown
by two independent experiments: the comparison of back–gate response
in air to the response in liquid, and the combination of back–gate and
electrolyte–gate.
By combining back–gate with electrolyte–gate, the device can be tuned
in regions where the nanowire channel is current–limiting and in regions
where the contact regions are current limiting. Most sensing experiments
on SiNW FETs reported in literature are performed only with a back–
gate control, without electrolyte–gate [38, 41]. From our studies one can
learn that one has to be careful when measuring in an aqueous environ-
ment with back–gate alone. The back–gate has an uncontrolled effect on
the potential of the liquid. For well defined sensing experiments a con-
trolled liquid potential is mandatory which is possible by the technique
of combining back–gate with electrolyte–gate. Studies of electrolyte so-
lutions with varying pH value using this technique are presented in the
next section.
5.4 pH sensitivity of SiNW FETs
Only few reports address the pH sensitivity of SiNW FETs [38, 41, 119].
All three reports measure the conductance at a fixed gate voltage while
the pH value of the liquid is changed. While the basic idea of all the
reports is the same, the detailed outcome of all these experiments is still
controversial. The surface charge of a SiO2 surface and an amino propyl
triethoxy silane (APTES) functionalized surface increases for decreasing
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pH value. The reason is that -SiOH and -NH2 end groups can be pro-
tonized or deprotonized by changing the pH value as shown in Figure
5.15. This charge on top of the surface acts as an additional gate. In
standard ISFET sensing the gate voltage is applied via an electrolyte–
gate. In Section 5.1.1 we saw that in this case the flat band voltage is
given by (Equation 5.1)
Vfb = φsol − φs +Ψi −Ψsol. (5.3)
If a potential is applied to the electrolyte–gate, the gate voltage above
on-set is given by
Vag − Vfb = Vag − φsol + φs −Ψi +Ψsol
Ψi depends on the ratio of protonized to deprotonized sites whereas φsol−
φs and Ψsol should not be affected. When measuring the conductance at
a fixed back–gate value and not controlling the liquid potential, it is not
possible to know if changes in the effective gate potential come form Ψi
or from another term. For this reason we study the response of the device
conductance to back–gate and electrolyte–gate for different pH values.
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Figure 5.15: Sketch of pH dependence of surface charge of an APTES coated
SiO2 surface.
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Figure 5.16: SiNW FET (no APTES): Conductance in color as function of
back–gate Vg and liquid potential Vag for pH 4, 7 and 10. Elec-
trolyte: 1mM KCl.
In Figure 5.16 the conductance of a SiNW is plotted as function of Vg
and the liquid potential Vag. The liquid potential was measured with a
silver wire while applying a gate potential via the Pt electrode. For high
negative gate voltages Vg and Vag the device is in accumulation. When
driving the liquid potential Vag from 0V to −1.6V at constant back–gate
of Vg = −10V the conductance first suppressed and at an onset voltage
V0 it starts to rise. The most pronounced effect when comparing the same
measurements for different pH values is a shift in the onset voltage V0 for
Vag. It is in the same range for pH 10 and pH 7, but increases for pH 4.
Transfer curves in air after each measurement confirm that the observed
effect does not come from drift, but is a real sensing effect (see Appendix
Figure B.2). The point of zero charge (pzc) at the SiO2 surface is at
pH 3 [130, 131]. Therefore we expect the surface charge of SiO2 to be
sensitive for pH changes in low range, but much less for high pH, just
as we see in Figure 5.16. The high conductance region in these graphs
is the accumulation regime and its onset voltage corresponds to the flat
band voltage Vfb. Higher values of Vfb as it is the case for pH 4 means
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more positive insulator potential Ψi (see Equation 5.3), which means more
negative surface charges. (Note: an alternative way to see this is that an
increase in Vfb means that the wire is more p-doped. The mirror charge
on the insulator surface is negative). This is in contrast to what we expect
for lower pH, which corresponds to high concentration of hydrogen ions.
Further investigations have to be done to explain this effect.
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Figure 5.17: SiNW FET with APTES: Conductance in color as function of
back–gate Vg and liquid potential Vag for pH 4, 7 and 10, 1mM
KCl.
The same measurement for an APTES functionalized SiNW FET is shown
in Figure 5.17 (for APTES coating: see Appendix C.6). The pH value for
point of zero charge (pzc) is expected to be around 7, as both, APTES
(with pzc pH 11) and SiO2 (pzc pH 3), can contribute [130]. The shift to
more negative values of Vfb for low pH 4 corresponds to what we would
expect for positive charges at the SiO2 – liquid interface. The shift to more
negative values of Vfb for pH 10 is in opposite direction as it was without
APTES. Note that with and without APTES, the flat band voltage for
the expected point of zero charge is similar. The slope dG/dVag is very
high for these two cases whereas it is smaller for lower Vfb values.
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These first test measurements of pH variation by an electrolyte–gated
SiNW FET show a very pronounced shift in onset voltage V0 of the refer-
ence potential Vag for back–gate values in strong accumulation Vg < −4V.
Further investigations have to reveal the details of the responsible effects.
When sweeping the back–gate Vg at a liquid potential Vag 6= V0 the onset
of the back–gate response is independent of the pH value. But the con-
ductance saturation for high back–gate voltages does vary (see Figures
5.16 or B.3). It follows that the standard readout scheme for ISFETs of
adjusting the gate to source potential to be near the threshold voltage
cannot be directly transferred to back gated devices. In previous reports
on pH sensing only one gate was used [38, 41]. This is not a reliable exper-
iment as changes in liquid potential and pH value cannot be separated, as
shown in Section 5.3.2. In contrast the concept of applying back–gate and
electrolyte–gate enables finding a measuring window where pH variations
have a strong effect on the SiNW FET.
5.5 Sensitivity of CNT FETs
The fact that carbon nanotube FETs (CNT FETs) are very sensitive to
their environment has been observed and described by many groups [71,
97, 98]. Various effects can alter the electronic properties of nanotubes.
Here we study these effects by three different types of systems as shown in
Figure 5.18: Molecules adsorbed on the nanotube sidewall, ionic charges
in liquid environment and dipolar molecules leading to an effective gating.
High sensitivity is found in all three experiments as described in Sections
5.5.1-5.5.3. Difficulties in sensing assays with CNT FETs are pointed out
in Section 5.6.
5.5.1 Sensitivity of CNT FETs to adsorbates
To show the high sensitivity of CNT FETs to adsorbates the effect of dif-
ferent benzene derivatives adsorbed on a CNT channel are shown in Figure
5.19. The adsorbates in use were aniline, phenol anisole, toluene, chlor-
benzene and nitrobenzene. The chemical formulas of these compounds
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Figure 5.18: CNT FET sensing schemes: (a) molecules adsorbed on the CNT
surface, (b) electrolyte gating, (c) gating via orientation of dipolar
molecules.
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from top do bottom are shown on the right of Figure 5.19. The common
phenyl ring is responsible for the sticking of the molecules on the tube.
The side groups differ in their ability of donating or withdrawing electrons.
The affinity of benzene derivatives to nanotubes by pi − pi interaction has
been calculated to have a binding energy of 0.2 eV [122]. They were all
solved in cyclohexane by 0.2M. For each measurement the CNT FET was
first washed in chloroform and cyclohexane, then incubated in the desired
solution and blown dry by nitrogen flux. The back–gate response was
recorded in ambient environment. Comparing the different curves of Fig-
ure 5.19 we observe that the most important effect is that the back–gate
response curves are shifted in respect to each other. Such a shift can come
from charge transfer between adsorbates and the carbon nanotube. Most
pronounced is the effect of aniline. This is a strongly electron donating
molecule. Therefore the intrinsic p-doping of the nanotube is partially
compensated. This results in a shift to the left by about two volts.
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Figure 5.19: CNT FET with different benzene derivatives adsorbed.
Note that this is not a doping in terms of electrons injected into the
nanotube. It is rather an electrostatic interaction between the molecules
and the electronic pi-system of the nanotube. This effect has also been
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observed by others [120] and has been studied theoretically [121, 122,
132, 123]. Simulations show only minor charge transfer to the CNT, but
introduction of scattering centers is predicted [121]. This would reduce
the hole mobility and thus the transconductance dG/dVg which we don’t
observe. Our findings rather support the experimental observation of Star
[120].
We see that carbon nanotube FETs are very sensitive to the chemical
properties of the environment the nanotube channel is exposed to. But
repeated experiments with benzene derivatives ended in various outcome.
One of the main reasons for our bad reproducibility is that the resistance
of nanotube - metal contacts differs from device to device and can change
over time or when exposed to liquid. For this reason nanotube - metal
contacts are studied in more details in Section 5.6.1.
5.5.2 Electrolyte gating
Electrolyte gating is a concept that comes from the ISFET technology
[92]. In the context of nanotube transistors it has been introduced by
Kru¨ger et al. [98]. Carbon nanotube FETs are immersed in an electrolyte
solution and a gate voltage is applied by a metal gate electrode. Such an
electrode can be implemented by a platinum wire or by a lithographically
patterned on chip electrode. As carbon nanotubes are not surrounded by
any oxide, the ions from solution are in intimate contact to the tube. The
gate coupling becomes extremely efficient. To give an estimation of the
gate capacitance of such an electrolyte–gate we compare it to a cylindrical
capacitor.
C? =
C
L
=
2piε0εH20
ln
(
rNT+d
rNT
)
The dielectric constant of water is εH20 ≈ 80. As distance d between the
capacitor plates we use the Debye length λ of the electrolyte solution
λ =
(
εkT
2z2ione2c
)1/2
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where c is the ion concentration in m−3 and zino is the charge state of the
ions. For a monovalent ion concentration of 100mM, λ ∼ 1 nm. Assuming
a nanotube radius of 1 nm leads to an electrolyte–gate capacitance of
6 nF/m.
The capacitance of the system is governed by the quantum capacitance
which is much smaller (CNT ∼ 320 pF/m from Equation 2.14) than the
electrolyte double layer capacitance. From Equation 2.13 follows directly
that dEf = edVg [98].
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Figure 5.20: Electrolyte gating of CNT bundle FETs. (a): 100mM NaCl, con-
ductance in the off state of the CNT bundle. (b): back–gate ()
in air on bottom scale and electrolyte–gate (•) in TE buffer on
top scale. Conductance is normalized by its value at Vg = 0.
Device with bundles of CNTs.
The high efficiency of the electrolyte–gate can be seen in Figure 5.20. In
Figure (a) the gate potential is applied via 100mM NaCl by an on chip
electrode of Pd in this case. The CNT bundle device is in the off state
at Vg = −0.04V and can be tuned from p to n region by a total gate
range of 0.5V. With back–gate the n region is never reached for our
channel limited nanotube FETs. For a more quantitative investigation of
the gate efficiency we compare measurements in air gated by back–gate
with measurements in TE buffer (10mM Tris, 1mM EDTA) gated by
an on chip electrode. They are shown in Figure 5.20(b) for a device of
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nanotube bundles. Note that the scale for the applied back–gate is 200
times larger than the scale for the electrolyte scale. Therefore we can
estimate that the electrolyte–gate is nearly 200 times more efficient than
the back–gate of 400 nm SiO2. Similar enhancement has been observed
for MWCNTs for electrolyte–gate [133].
When a nanotube FET is in an electrolyte environment without elec-
trolyte gating, but the back–gate is swept, the gate efficiency is enhanced
as shown in Figure 5.21. To explain this we have to consider that the
back–gate can capacitively couple to the electrolyte. Therefore the elec-
trolyte partially follows the potential of the back–gate and efficiently acts
on the nanotube.
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Figure 5.21: Back–gate transfer characteristics of a CNT FET device (nano-
tube bundle) in air () and immersed in 1mM NaCl (• and N
short after). Enhancement by factor ∼ 3.
Whenever measuring in aqueous electrolytes nanotube transistors are de-
stroyed within minutes. This can be seen in the example shown in Figure
5.21 where after measuring a first time (red circles) the conductance is lost
(green triangles). The reason for this is not so clear as carbon nanotubes
are chemically very inert and no chemical interaction are expected. The
contact region might be most delicate as described in Section 5.6.1.
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5.5.3 Gating by dipole orientation
In the above examples of Section 5.5.2, ionic solutions are used to build
up an electrostatic potential gating the nanotube. Non charged mole-
cules with a high dipole moment can act the same way. To show this
a liquid crystal solution is placed on a nanotube FET. We used pentyl
cyanobiphenyl (5CB). The molecular structure of 5CB is shown in Fig-
ure 5.22 (a). It has a very polar cyano group on one side and a very
non polar C-5 chain at the other end. The total dipole moment is 3.8D
(' 1.3 ·10−29 Cm). This value was calculated numerically by HyperChem.
By the two phenyl rings in the center they tend to align at low temper-
ature. These dipolar molecules can be aligned by exposing them to an
electric field. At lower temperature they tend to keep this orientation
when the field is released, at higher temperatures they reorient randomly.
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Figure 5.22: Gate effect of oriented dipoles on a CNT bundle FET. (a) shows
the structure of 5CB and the charge distribution (isosurface of
charge distribution, color coding of electrostatic potential, calcu-
lated by HyperChem). (b) shows the conductance after orienting
the dipolar molecule 5CB with −1V (green) and +1V (blue) for
different temperatures. On chip gate Vg = −0.6V for measure-
ments (find details Figure B.4).
A solution of 5CB was placed on a CNT FET. The molecules were ori-
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ented by a potential of ±1V via an on chip electrode. Then the on chip
gate was ramped to the the measuring value of −0.6V. In Figure 5.22(a)
the conductance is plotted as measured after −1V orientation (green) and
after +1V orientation (blue) for various temperatures. One can see that
for lower temperatures there is a larger difference between the conduc-
tance for oppositely oriented dipole moments of the molecules. When the
temperature is increased this difference decreases as one expects for less
strongly oriented liquid crystals. Note that this experiment is done on a
device with nanotube bundles as channel - this means that metallic tubes
are in parallel that cannot be gated. The fact that the gating effect of
oppositely oriented dipolar molecules is still pronounced shows the high
local sensitivity of nanotube FETs.
The three reported sensing experiments on CNT FETs show very high
sensitivity to
• charge transfer from molecules to the CNT,
• an electric field of nearby ions and
• an electric field of oriented dipolar molecules.
In addition the experiments show that the stability of CNT FETs in liquid
environment has to be addressed.
5.6 Stability of CNT FETs
In the previous Section we have seen that in CNT FETs we can use two
effects for sensing: First, the effect of electrostatic interaction between
nanotube and molecules at its surface. This was shown by the interaction
with the net charge of ions or with the charge distribution of the molecules
in case of benzene derivatives. Secondly, the gate coupling can be modified
using electrolyte gating. Other influences on the nanotube have to be
ruled out. Figure 5.23 sketches the effects of adsorbates and gate coupling
(marked in blue) and undesired effects marked in red. It is known that
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Figure 5.23: Environmental effect on CNT FETs. Effects described in the pre-
vious section in blue, further effects discussed below in red.
environmental effects can affect the contact resistance [20] and the silicon
oxide substrate [49]. Both effects lead to unwanted changes in nanotube
conductance and have to be controlled. In the following subsections these
issues are addressed.
5.6.1 Carbon Nanotube - Metal contacts
The contact between the metals and the carbon nanotube can be influ-
enced by molecules in its direct vicinity [134, 135, 136]. Therefore we have
to protect the contact region. We discuss here three approaches.
PMMA contact passivation
Simple contact protection can be carried out by PMMA. The polymer is
spun on the device. Between the metal contacts a small slit is opened
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by e-beam lithography. Figure 5.24(a) shows an example of a PMMA
passivated device. One finds a reduction in hysteresis and increase in on–
current after the device is covered with PMMA. The increase in on–current
could come from the increased dielectric constant of PMMA compared to
air. The decrease in hysteresis is attributed to a reduction of the water
layer around the nanotube (See Section 4.2.4 and [86, 87]). Opening a slit
between the contacts does not influence the behavior very much. In some
cases an increase of hysteresis was observed, but not systematically. Note
that it is not evident [64, 65] that writing with e-beam at 35 kV on the
nanotube does not affect the transport properties.
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Figure 5.24: Transfer characteristics of CNT FET with PMMA covered con-
tacts (a) and SiO2 covered contacts (b).
Ions and gas molecules can diffuse through PMMA and therefore it is not
the best protecting layer. Nanotube contacts were as easily destroyed as
without PMMA. But from the observation of Figure 5.24(a) we see that
devices with covered contacts show even better performance.
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SiO2 contact passivation
The contact regions were covered by SiO2. Figure 5.24(b) shows the
transfer characteristics for such a device. We find that the device charac-
teristics are not degraded, in particular the hysteresis is small. A strong
pronounced hysteresis due to trap states at the new oxide–nanotube inter-
face could be expected, but was not observed. Two fabrication approaches
were tested. First on a PMMA covered device an area that is slightly
larger than the contact metals is defined and opened by e-beam lithogra-
phy. Then the device is annealed in vacuum to remove adsorbed water
molecules. SiO2 is deposited by evaporation as described in Appendix
C.5. The problem of this approach is that the lift-off of SiO2 is difficult
and the gap between the electrodes is designed very small. A second ap-
proach consists in covering the entire sample with SiO2 by evaporation. A
small slit is then opened in a PMMA mask on top by e-beam lithography
and a hole etched in the top oxide by buffered HF. The problematic of
this approach is that PMMA is a bad mask for HF etching. Holes were
much wider than designed by lithography and extended the metal contact
separation.
Alkane thiol monolayer on contact metal
With the idea of protecting the metal contacts via a simple procedure,
alkane thiols were assembled on the metal contacts. Characterizing such
devices lead to the interesting observation suggesting that carbon nano-
tube parts below palladium contacts cannot carry any current. As conse-
quence the current is forced in the nanotube at the metal edge.
To assemble an dodecane monolayer on the contacts, devices were incu-
bated in 1mM C12-SH in ethanol for several hours and then washed twice
in pure ethanol for 15min. With such a C12 thiol monolayer SWNTs
don’t carry any current at all (resistance  100MΩ), as the example in
Figure 5.25(a) shows. The conductance cannot be restored by washing
in pure ethanol overnight or by annealing for 3 hours at 600◦ C in vac-
uum of 2 · 10−6mbar. There are two possible explanations for the loss of
conductance:
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1. The nanotube is destroyed by a chemical reaction.
2. The contact between the metal and the nanotube is suppressed.
It is known that thiols do no react with carbon nanotubes [137, 70, 138].
And neither alkane chains nor strongly electron withdrawing molecular
groups can totally suppress the conductance as my experiments in Sections
5.5.1 and 5.6.2 show. It has been reported [137, 70] that for CNTs lying
on gold pads, thiol passivation affects the gold work function. This alters
the Schottky barrier. Note that palladium is known to act as a catalyst
for hydrogen reactions with carbon [139]. When forming a monolayer, the
hydrogen of the thiol group can penetrate the palladium and diffuse to
the nanotube. There hydrogen can react with the tube leading to a local
destruction of the carbon network forming the tube.
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Figure 5.25: CNT FET with C12 thiol monolayer. (a) shows a typical example
of a SWNT and (b) shows a nanotube with weak gate response
before () incubation, after 1 h (•) and after 16 h (N).
For the second explanation one has to consider that thiols can etch the
palladium by pulling atoms away from the film [140]. Such an etching
process could alter the contact at the front of the palladium. Alterna-
tively thiols might creep between the metal contact and the nanotube.
But as C12 thiols are big molecules and palladium is known to wet the
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nanotube very well this would only affect the front side of the palladium
- nanotube contact. But the contact region between the palladium and
the nanotube is very long (typically > 1µm). If conductance at the front
side of the metal - nanotube contact is suppressed one would expect the
current to pass from further below the palladium. Therefore the second
explanation implies that the current must pass from the metal edge to
the free nanotube and cannot pass the tube section below the palladium
as sketched in Figure 5.26.
e-
e-
Figure 5.26: Schematics of the current flow from the metal to the nanotube.
Although the contact region is long, all the current is forced in the
nanotube at the metal edge. No current can flow into the tube, if
the current through the front edge of the metal–nanotube contact
is suppressed.
The time scale of the observed conductance suppression is very long as one
can see from Figure 5.25(b). One hour of incubation reduced the conduc-
tance to slightly more than half the original value. It has to be incubated
longer to totally suppress the current. It is known that hydrogen diffuses
easily trough palladium and in liquid, thiol adsorption starts very quick
so that one would expect a short time scale for a palladium catalysed
reactions. On the other hand, the time scale to reach full coverage for a
monolayer is much longer and etching is a process that occurs in thermal
equilibrium and goes on even when the monolayer coverage reaches 100%.
For these reasons the timescale observed in Figure 5.25(b) speaks for ex-
planation two (etching and edge current flow) rather than for a chemical
destruction of the tube. Methoxy(poly-(ethylene glycol))thiol has been
reported to have no effect on palladium contacted devices [138]. This
could be explained by the fact that the kinetics of these huge molecules
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are very slow and therefore etching is not efficient.
A second indication for a contact effect can be found when an alkane thiol
monolayer is assembled on contacts of a multi–walled carbon nanotube
and on bundles. Figure 5.27 show the effect of C12 and C6 thiols on such
devices. The conductance is not completely suppressed, but about two or-
ders of magnitude below the intrinsic conductance. Interestingly it shows
a semiconducting behavior where as without thiol only little effect of the
back–gate can be seen. This could be explained by assuming a double
walled carbon nanotube with a metallic outer and a semiconducting inner
shell. Previous studies in our group showed that in a multi–walled carbon
nanotube, most of the current passes within the most outer shell [141].
If the contact to the outer shell is destroyed, the inner shells can still
carry a current but with much higher contact resistance. Analogous mea-
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Figure 5.27: MWNT FET with thiol covered contacts.  and  show tube 1
and 2 without thiols. • shows tube 1 with C12-SH and ◦ shows
tube 2 with C6-SH.
surements were carried out with C6-SH on a similar device (open squares
and circles in Figure 5.27). This time the conductance is suppressed only
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partially (to about 30% of the original value). In the above mentioned
picture of edge–dominated conductance, this could mean that there is still
the possibility of a tunnel current through the much shorter hexane chain.
Note that sufficient statistics are missing on MWTNs or bundles to firmly
support the suggestions in this paragraph about MWNTs. One aspect is
that we cannot be sure about having single or multi–walled tubes. (The
tubes described in this paragraph come from runs with predominantely
multi–walls or bundles (see Appendix C.1)). Observations are consistent
with the experiments on SWNTs.
A palladium catalyzed chemical reaction of the hydrogen group of C12-
SH with the nanotube can be prevented by using carbon chains with a
disulfide bond: C12S-SC12. This can coordinate with palladium without
any hydrogen release. The C12S-SC12 was syntesized by S. Grunder of the
Department of Chemistry, University of Basel. Monolayers were assem-
bled the same way as thiol monolayers. The effect of dodecane disulfide
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Figure 5.28: CNT FET without () and with (•) dodecane disulfide on con-
tacts. Inset: same for a metallic CNT.
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covered contacts on the transfer characteristic of a CNT FET can be seen
in Figure 5.28. The effect seems to be the same as for dodecane thiol,
but less pronounced. The inset of Figure 5.28 shows the same effect on a
metallic nanotube. This means that effects cannot come of a gating effect.
C12S-SC12 cannot chemically react with the nanotube. Etching in case of
C12S-SC12 is expected to occur the same way as for C12 thiol, but slower.
There are two reasons for this: The kinetics of the much larger disufides is
slower than kinetics of C12 thiols and the disuflides are expected to bind
slightly less efficiently to palladium. As the disulfides don’t chemically
react with the tubes we conclude that contact between the metal and the
nanotube is affected by an etching process. This supports the view that
current can only pass from the metal to the tube via the front edge of the
contact and not via the tube below the contacts.
It has been reported previously that Pt probes on a SWNT lead to multi-
ple quantum dots at low temperatures [142]. It follows that the two CNT
segments on each side of the Pt contact are electronically separated. For
Pd contacted metallic tubes with an additional Pd strip in the center of
the device it has been reported first, that the conductance is limited by
twice the contact resistance of the Pd and and second, that Fabry-Perot
oscillations at low temperature indicate an effective CNT length corre-
sponding to the uncovered part [143]. These two observation support the
assumption that SWNTs cannot carry any current when covered with Pt
or Pd. This explains why in all sensing experiments contact effects are
extremely strong.
5.6.2 Surface charges on the substrate
The silicon oxide surface is polar and can be charged or dipolar molecules
like water stick to it. To control these effects, the surface was made hy-
drophobic. For this reason a monolayer of octyl- or methyl- ended silane
molecules was deposited as described in Appendix C.6. The structure
of the molecules is shown in Figure 5.29. When annealing the alkanetri-
ethoxysilane reacts with the SiO2. The ethoxy groups are split between
silicon and oxygen or between oxygen and the ethyl group and bind di-
rectly to the surface silicon or oxide group [144, 145, 146]. The unpolar
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octyl- or methyl- group govern the new surface properties. Therefore
water and other polar molecules are expected to be repelled from the sur-
face. Octyltriethoxysilane and Methyltrethoxysilane show the same effect
on the transfer characteristic of CNT FETs. Figure 5.30 shows the back–
gate response of a CNT FET before and after passivation of the SiO2
surface with octyltriethoxysilane. The hysteresis is not reduced but re-
mains. The main effects are an increase in on–conductance of almost 15%
and a reduction in fluctuations of hysteresis by 30%. This shows that it
is important to control the surface properties of the substrate close to the
nanotube because it can interfere with sensing mechanisms.
Figure 5.29: Structures of Methyltriethoxysilane (left) and Octyltriethoxysi-
lane (right).
5.6.3 Degradation of CNT FETs
The stability of devices over long time is an important issue as sensing
devices cannot be sealed completely. Therefore the conductance is mea-
sured over time. In freshly prepared devices, a decay of the on–current is
often observed over time as shown in the example of Figure 5.31. After
some hours it stabilizes and the sample can be used for days.
To study this decay in more details, the back–gate was repeatedly ramped
from −10V to 10V. Figure 5.32 shows some of these ramps for a fresh de-
vice. One can clearly see that the threshold voltage is not much affected,
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Figure 5.30: Response to back–gate voltage of CNT FET before (a) and af-
ter surface coverage with octyltriethoxysilane (b). 10 subsequent
curves, 90 s each.
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Figure 5.31: Decay of on–current in a CNT FET. Bias is 1mV at 317Hz. Gate
is −10V.
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Figure 5.32: Decay of on–current in a CNT FET. The gate was repeatedly
swept. Curves after 0, 1.4, 2.8, 4.3, 5.7 and 6.7 hours are shown.
The inset shows for all gate ramps the value at Vg = −9V.
but the on–current is reduced. It is not clear wether this decay is caused
by an increasing contact resistance or by a reduction of the mobility. More
details of the decay can be found in the inset of Figure 5.32. It shows the
conductance value at Vg = −9V of all gate ramps of the time series. The
original transfer characteristics can be reached again by functionalizing
the surface with methyltriethoxysilane (for detailed recipe see Appendix
C.6). This is shown in Figure 5.33. The inset shows how Methyltri-
ethoxysilane makes the SiO2 surface -CH3 terminated. This shows how
sensitive the CNT FET is to the surface state of the substrate oxide.
In summary we see that to enable a stable performance of CNT FET
sensors in liquid, the metal - tube contacts and the substrate have to
be inert. Device features are conserved when contacts are covered with
PMMA or SiO2. Alkane thiols and alkane disulfides cannot be used for
passivation of palladium contacts as they destroy the metal - tube contact.
We suggest that the contact metal is slightly etched by the sulfur. We
suspect that the current flows from the metal edge to the tube while the
tube below the palladium contact cannot conduct. Stabilization of the
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Figure 5.33: CNT FET of Figure 5.32. Black: initial behavior. Red: after 48 h
decay. Green: after oxide surface is functionalized with Methyl-
trethoxysilane. Inset sketch of the functionalized surface.
devices can be achieved by a hydrophobic molecular monolayer on the
SiO2 substrate.
CHAPTER 6
Final comparison and outlook
In this chapter we summarize the work by comparing SiNW and CNT
FETs. Focus is set in their suitability for sensing purpose. Fabrication
issues, transistor behavior, stability issues and environmental effects are
considered in the following sections. As a conclusion some suggestions for
future device design and an outlook are given in Section 6.4.
6.1 Fabrication Issues
The “top–down” approach for fabrication of SiNW FETs described in
Chapter 3 is a parallel process that could easily be scaled to wafer pro-
duction. The only serial step is the e-beam lithography of the wires itself.
As these are individual short lines, the writing time is extremely small.
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The fabrication process is fully CMOS compatible which would allow in-
tegration of on–chip electronics. The only critical issue is the control over
nanowire width. In our case most variation come from lithography and
TMAH etching. The width of the mask depends very much on the focus
of the e-beam which is adjusted manually. This problem can be overcome
by choosing a writing width that does not approach the machines limits.
This can be done if the nanowire width can be controlled by under etch-
ing the mask. This requires good control over the TMAH etching process
including orientation along crystalline planes.
The fabrication scheme describe in Chapter 3 for producing CNT FETs
is relatively robust as tubes are selected individually. Thanks to the good
quality of CNTs grown by the developed CVD process, good device char-
acteristics can be reached such as high on–current and clear off state. The
fabrication scheme allows avoiding post growth processing of CNTs which
helps us to make use of this high quality. An intrinsic problem of CNT
FETs is the fact that in CVD growth a wide distribution of tube chiralities
with different electronic properties are present. The disadvantages of the
described fabrication scheme is that the high temperatures involved in the
CVD growth on substrate are not CMOS compatible and that selecting
and contacting tubes individually is very time consuming.
Device to device variations for both device types are shown in Figure 6.1.
In case of CNT FETs about one forth of devices was not working. Seven
devices were chosen from a single fabrication series in both cases, avoiding
non–working devices for CNT FETs. All the SiNW FETs overlap quite
well with some variation in conductance for high gate voltage reaching
±30V. Out of the presented CNT FETs four show semiconducting and
two show metallic behavior where as one device with very low maximal
conductance shows weak gate dependance. Such variations are typical for
wide distribution of grown CNT types. This is not fundamentally limiting
when studying CNT FETs for scientific purpose but causes increasingly
problems when moving towards application.
6.2. Transistor behavior 127
- 3 0 - 2 0 - 1 0 0 1 0 2 0 3 01 0 - 7
1 0 - 6  
 
Con
duc
tan
ce [
1/Ω
]
B a c k  G a t e  [ V ]
- 1 0 - 5 0 5 1 01 0 - 7
1 0 - 6
1 0 - 5
1 0 - 4
 
 
Con
duc
tan
ce [
1/Ω
]
B a c k  G a t e  [ V ]
(a) (b)
Figure 6.1: Variation between different FETs produces in one batch for seven
SiNWs (a) and seven CNTs (b).
6.2 Transistor behavior
SiNW FETs that are not thinner than the screening length LD can be
described by the standard MOSFET model considering a modified gate
capacitance Cg and limited depletion capacitance CNWd > 2 · 10−3 F/m2.
The latter leads to an improved subthreshold swing. For CNT FET a
simple model considering the quantum capacitance is given in Section
2.3. The transistor behavior of SiNW FETs and CNT FETs is described
in Chapter 4 by detailed study of some example devices. In Table 6.1
some device parameters are compared by typical values for a dozen of
both kind of devices.
High variation in effective device mobilities come from the fact that they
depend on series resistances of lead in case of SiNW FETs and contacts in
case of CNT FETs. The highest observed electron device mobility µdev,e
is as high as the electron mobility in low doped bulk silicon. Note that
the analysis of subthreshold swings tends to too high values and has high
error because of the small dynamic range in typical measurements. Low
subthreshold swings as observed here show the good quality of our devices
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Table 6.1: Typical device parameters of SiNW and CNT FETs
SiNW FETs CNT FETs
Vth, p− side −7 . . .− 4.5V −5 . . . 9V
µdev,h 50 . . . 200 cm2/(Vs) 100 . . . 2500 cm2/(Vs)
µdev,e 200 . . . 1400 cm2/(Vs)
S = dVg/d(log(G)) 70 . . . 700 mV/dec < 200mV/dec for 50%
0.5 . . . 2V/dec for 50%
which means low trap state density and low Schottky barriers.
For back–gate voltages below ∼ 6V beyond Vth the conductance of CNT
FETs saturates. This saturation is dominated by the quantum conduc-
tance for four channels and contact resistances and typically lies in the
range of Gsat ∼ 0.1−1· 2e2/h (corresponds to ∼ 10−200 kΩ) which is very
high for typical semiconducting CNTs. In case of SiNW FETs no satura-
tion in conductance is observed for back–gate voltages up to ±30V that
were in use. Typical resistances are in the range of 1MΩ for Vg = −10V.
In SWNTs current saturation for high bias voltages is around 25µA. For
SiNW FETs current saturation is more device dependent. Up to 1µA the
current is very linear with bias, but it can deviate above.
Hysteresis in back–gate response is small in SiNW FETs and originates
from surface effects (Section 4.1.7). CNT FETs typically show very pro-
nounced hysteresis. It comes at least partially from the contact region
and can be reduced by an annealing step before contacting (Section 4.2.4).
Fluctuation in back–gate response are very high for any time scale in case
of CNT FETs, but much lower for SiNW FETs. To show this the accu-
mulation region of a series of 10 curves is plotted in Figure 6.2 for both
type of devices. The small hysteresis and high stability of the SiNW FET
is in obvious contrast to the case of CNT FET.
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Figure 6.2: Fluctuations in back–gate response of SiNW (a) and CNT (b)
FETs. Accumulation region of 10 subsequent curves in both cases
ramping Vg from -10 to 10V and back, 90 s each ramp.
6.3 Sensing with Nano FETs
Sensitivity of CNT FETs is very high for charge transfer from molecules
to the CNT (Section 5.5.1), for an electric field of nearby ions (Section
5.5.2) or even non charged dipolar molecules (Section 5.5.3). Electrolyte
gating efficiency is about 200 times higher than back–gate efficiency. For
SiNW FETs the gating efficiency is about 6 times higher for electrolyte–
gate. In the design of SiNW FETs semiconducting leads are introduced
between the nanowire and the metal contact. This allows a separation of
bulk nanowire effects and contact effects. By the combination of back–
gate and electrolyte–gate, the devices can be tuned in regions where the
nanowire is current limiting and in regions where the contact regions are
current limiting.
The conductance of SiNW FETs shows very robust sensitivity to pH vari-
ations when modulating back–gate and electrolyte–gate. We point out
that only controlling both, back–gate and liquid potential can lead to
well defined sensing experiments, as the effect of pH variation and vari-
ation in liquid potential superpose. Nanoscale FETs require very small
130 Final comparison and outlook
volumes and are sensitive to a small amount of analyte molecules. Note
that when speaking about sensitivity, we refer to response in conduction
to the electronic potential built up by the analyte on the surface. This
scales with the mobility µ and the semiconductor capacitance Cs. The
sensitivity of SiNWs could be enhanced by removing the top oxide locally
on the SiNW and narrowing down its diameter [147, 106]. This could be
reached by controlled etching as described in Section 6.1. The use of Si
(110) wafers would allow vertical side walls in TMAH etching (see Ap-
pendix C.1). This way the widened bottom part of the SiNWs could be
avoided. CNT FETs are intrinsically very sensitive because of their high
mobility and because transport is dominated by a small number of carri-
ers. Note that fluctuation in number of carriers dominate noise in CNT
FET sensors [148]. This means they reach the fundamental limit in FET
sensing. In SiNW FET sensors an optimum of sensitivity vs. noise can be
found adjusting the NW size depending on the application of interest.
Fluctuation in transfer characteristic of CNT FETs can be reduced by
passivation of the SiO2 substrate with a hydrophobic molecular layer.
But CNT FETs are very unstable when exposed to liquids. Palladium -
tube contacts can be attacked easily which completely destroys conduction
of nanotubes. SiNWs on the other hand are very stable, not only in
air but in liuqid as well (see Section 5.3.3). More effort has to be put
into stable measurement setup. As no optimization on stability has been
performed we don’t directly compare them to highly optimized ISFET
devices. But we expect that stability of SiNW FETs could be improved
beyond the known standard of ISFETs for two reasons: First, the high
sensitivity should allow more flexibility in chemically functionalizing and
protecting the devices. Second, high electrolyte–gate voltages could be
avoided because the back–gate can be used to tune the device into a
sensitive region. The lower the applied voltages are, the less they can
drive a degradation of the devices.
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6.4 Summary and Outlook
SiNW FETs and CNT FETs have been studied as candidates for inte-
grable biosensors. Both types show sensing capability, CNT FETs even for
uncharged molecules. The “top–down” process developed for SiNW FET
fabrication gives much freedom in device designing and is fully compatible
with CMOS production schemes. Due to the fact that the SiNW fabri-
cation reported here uses the same structuring techniques as in CMOS
processing, it is very reliable. The fabrication of CNT FETs is based on
CVD. By this process CNT FETs with interesting device parameters can
be reached. Since CVD needs high temperatures it is not compatible with
CMOS techniques. CVD growth leads to a mixture of CNT types which
results in a low device yield. The contact regions between the nanoscale
CNTs and fabricated metal contacts are very critical. Hysteresis, device
break down due to metal etching or chemical disruption and instability
in liquid environment have been attributed to the Pd–CNT contacts. It
was shown that the degradation of CNT FETs can be recovered. With
this both device types show good long term stability. The concept of
combining the electrolyte–gate with the back–gate, presented in the ex-
ample of pH sensing on SiNW FETs, enables stable performance in liquid
environment.
Based on our current experience we propose the following improvements
regarding future device design:
SiNW FETs
• Improvement in sensitivity could be reached by removing the top ox-
ide locally and by reducing the nanowire width. An optimal width
needs to be found for high sensitivity and low device to device fluc-
tuations.
• A higher doping, up to ∼ 1018 cm−3, would enhance the contact
properties and lower the threshold voltages. But as the screening
length LD is reduced, the nanowire width has to be reduced as well.
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• Control of the nanowire surface by a thin oxide layer or covalent
functionalization could help for stabilization and would allow spe-
cific sensing.
• Differential measurements between a sensing and a reference SiNW
FET would allow stable performance.
CNT FETs
Especially with respect to stability and to reproducibility further improve-
ments need to be done. Some possible solutions are:
• Humidity free fabrication and annealing before the deposition of the
metal contact.
• Titanium as contact material. Annealing leads to titanium carbide
contacts [32] which are less transparent, but expected to be more
stable.
• Contact passivation has to be very robust and innert. Therefore
we suggest to cover the contact region with silicon oxide or silicon
nitride.
• Increase of the hydrophobicity of the SiO2 surface by a monolayer
of alkane ended molecules.
Due to the improved stability in fabrication and performance reported
here and with the further improvements suggested above, we can think
about possible applications of SiNW FETs and CNT FETs and give an
outlook on possible future developments.
The high intrinsic sensitivity of CNT FETs is of interest in real time mon-
itoring of minute amount of molecules — or ultimately single molecules
— without labelling. In contrast to conventional sensing techniques, such
as fluorescence microscopy, the devices can easily be integrated on a mi-
cro chip which is of special interest for in vivo experiments where access
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with optical instruments is limited. Need in current basic research of bio-
physics can be met this way. However the limited reliability in fabrication
and performance of CNT FETs hinders their integration into complex,
highly integrated devices or their implementation in industrial products.
In contrast to this SiNWs are well suited in this respect. The fabrica-
tion is entirely CMOS compatible and very flexible in design. Devices
proved to be robust under the conditions of all performed experiments.
Depending on the application of interest the sensitivity can be chosen by
adjusting the NW size. The SiNW FETs introduced here can be used
as transducers for various sensor types. Implementing on–chip micro pH
sensors would be the most direct way to an industrial product. For this
purpose, two different surface types are needed: a pH–sensitive surface
for the working FET and a pH–insensitive surface for a reference FET.
Going beyond this into the field of biosensing, specific receptors have to
be immobilized. For multiplex sensing, each SiNW in an array has to be
functionalized individually. This can be realized by techniques such as mi-
crocontact printing [149], dip-pen- [150] or conventional lithography [151]
combined with UV assisted Si-H chemistry [152] or by electrical address-
ing of individual NWs, for example by electrochemical [153] or local heat
assisted [154] Si chemistry. In a next step the SiNW sensor array has to be
combined with an electronic read out system — preferably implemented
on–chip. Further on such a multiplex sensor device can be integrated in a
micro fluidic system. Complex micro fluidic systems including actuators
such as pumps and valves, separation and mixing chambers, and liquid
multiplexing, all on one chip have been reported [155, 156, 157, 158]. In-
tegrated sensors that can be coupled to actuators via integrated electronic
control elements can enhance the functionality of such devices. As an ex-
ample we think of a ring mixer where the liquid is cycled repeatedly. An
integrated sensors could not only monitor the mixing, but the product of
chemical reactions in situ. Combining the sensors, logic on–chip electron-
ics and micro fluidic actuators would lead to complex, even programmable
Lab-On-Chip systems. Such devices could be used for fast and massively
parallel analyzing tools — maybe a key technology for systems biology
and an opening to the “post microarray area”.
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APPENDIX A
Electronic properties of CNTs
In this section we describe the electronic properties of single–walled carbon
nanotubes (SWNTs) with the aim to derive the energy dispersion and the
density of states which we need in the model of carbon nanotube FETs
described in Section 2.3. We start with the structural properties, then
derive the band structure of graphene and carbon nanotubes (CNTs) and
conclude with the density of states. A very good introduction into the
properties of carbon nanotubes can be found in [159].
A.1 Structural properties of CNTs
The microscopic structure of carbon nanotubes is closely related to a single
two-dimensional layer of graphite, so-called graphene. Therefore graphene
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is the starting point for a description of carbon nanotubes. One can look
at them as a sheet of graphene rolled up into a hollow cylinder with a
diameter in the range of one or two nanometers. There are infinitely
many ways to roll a sheet into a cylinder, resulting in different diameters
and microscopic structures of the tubes. These are defined by the chiral
vector ~c.
a1
a2
armchair (4,4)
t (-4,5)
tube axis
circumference c
chiral (8,4)
zig-zag (8,0)
Figure A.1: Graphene honeycomb lattice with the lattice vectors ~a1 and ~a2.
The chiral vector of an armchair and a zig-zag tube are indicated.
The chiral vector ~c of a (8,4) tube and the corresponding tube axis
~t are indicated in red.
Figure A.1 shows the graphene honeycomb lattice. The unit cell is spanned
by two vectors ~a1 and ~a2 that form an angle of 60◦ and length |~a1| = |~a2| =
a0 =
√
3aCC where aCC = 1.42 A˚ is the nearest neighbor C-C bonding dis-
tance. The graphene unit cell contains two carbon atoms at the positions
1
3 (~a1 + ~a2) and
2
3 (~a1 + ~a2). In carbon nanotubes, the graphene sheet is
rolled up in such a way that a graphene lattice vector ~c = n1~a1+n2~a2 be-
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comes the circumference of the tube. This circumferential vector ~c, which
is usually denoted by the pair of integers (n1, n2), is called the chiral
vector and uniquely defines a particular tube. In Figure A.1 the example
(8,4) for the chiral vector ~c is indicated by a red line. As predicted by
Mintmire, Dunlap and White [160] the electronic properties of nanotubes
depend drastically on the chirality, even for tubes with similar diameter.
There are two special cases: Tubes of type (n, 0) are called zig-zag tubes,
because they exhibit a zig-zag pattern along the circumference, and (n, n)
tubes are called armchair tubes. Examples are shown in Figure A.2.
(a)
(b)
Figure A.2: Structure of the lattice of a zig-zag (a) and an armchair (b) tube.
For clarity some C-C bonds perpendicular (a) and parallel (b) to
the tube axes are marked (Adapted from [161]).
The geometry of the graphene lattice and the chiral vector of the tube
determine its structural parameters like diameter, unit cell and its number
of atoms, as well as the size and shape of the Brillouin zone. The diameter
of the tube is given by the length of the chiral vector:
d =
|~c|
pi
=
a0
pi
√
n21 + n1n2 + n
2
2. (A.1)
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The smallest graphene lattice vector ~t perpendicular to ~c defines the trans-
lational period t along the tube axis. This corresponds to the vector (-4,
5) in the example of Figure A.1. The unit cell of the nanotube is defined
as a cylindrical surface with length t and diameter d.
A.2 Electronic properties of Carbon Nano-
tubes
A.2.1 Overview
In carbon nanotubes as well as in graphene each carbon atom has three
σ-bonds to its neighboring atoms. These electrons are strongly bound
and do not play a role in electronic transport or optical absorption in the
visible energy range. The fourth carbon valence electron contributes to
electronic pi-bands extended over the whole system. In a carbon nanotube
the electron wavelength around the circumference is quantized due to
periodic boundary conditions – only a discrete number of wavelengths
can fit around the tube. Along the tube the electrons are not confined.
Because of the quantization of circumferential modes, the tube’s electronic
states do not form one wide electronic energy band, but instead split into
one-dimensional subbands with band onsets at different energies. For
single-walled nanotubes, these subbands are widely separated in energy,
on the scale of 1 eV. There are two cases: the allowed wavevectors ~k do not
or do pass through the Fermi points of graphene where the conduction and
valence bands meet. If the first case occurs, we have a semi-conducting
carbon nanotube with a band-gap of the order of 1 eV. If the second case
occurs, we have a metallic nanotube where only two of the one-dimensional
subbands cross the Fermi energy causing a limited conductance of 4e2/h,
the so-called quantum conductance. The condition for being metallic is
given by n1 − n2 = 3ν for any integer ν. This approach of calculating
subbands of the graphene band structure, is called zone folding approach.
For more detailed band calculations, curvature effects have to be included,
especially for small diameter tubes and electronic states far from the Fermi
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level. This will not be considered here, but in the following sections we
will explain the zone folding approach in more details.
A.2.2 Graphene
The unit cell of graphene builds up a hexagonal lattice and its reciprocal
lattice is hexagonal again. Figure A.3(a) shows the Brillouin zone of
graphene. The dispersion relation E(k) can be calculated from a tight-
binding model [162]:
E(~k)graphene = (A.2)
±γ
√√√√1 + 4 cos(kx 3aCC2
)
cos
(
ky
√
3aCC
2
)
+ 4 cos2
(
ky
√
3aCC
2
)
where γ ≈ 3.0 eV is the C-C bonding energy. The positive sign gives
the conduction band and the negative sign the valence band as shown in
Figure A.3(b). The two bands intersect at E = 0 at the six corners of the
Brillouin zone. Because of this special property of graphene it is somtimes
called a zero-gap semiconductor. The six corners of the Brillouin zone are
given by
~kcorner ≡ ±(~b1 −~b2)/3, ±(2~b1 +~b2)/3 and ± (~b1 + 2~b2)/3 (A.3)
where ~b1 and ~b2 are the basis of the reciprocal lattice given by ~bi · aj =
2piδij .
A.2.3 Band structure of Carbon Nanotubes
The simplest way to obtain the band structure of a carbon nanotube is to
begin with the bandstructure of graphene and apply periodic boundary
conditions along the circumference.
~k · ~c = 2piν, (A.4)
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(a) (b)
Figure A.3: (a) Hexagonal central Brillouin zone of graphene. Parallel lines
depict allowed states for a (13, 6) SWNT. The circle at bottom
right encloses the region of states near Ef (adapted from [163]).
(b) Band structure of graphene. The valence and conduction bands
meet at six points corresponding to the corners of the first Brillouin
zone (adapted from [164]).
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with an integer ν. This boundary condition is understood in the following
way: The wave function of an electron (or a phonon) must have a phase
shift of an integer multiple of 2pi around the circumference. All other
wavelengths will vanish by interference. In terms of the two-dimensional
Brillouin zone of graphene, the allowed states will lie along parallel lines
separated by spacing of 2pi/|~c| as indicated in Figure A.3(a). If one of these
lines passes through the Fermi point, we have a metallic nanotube, if not
we have a semiconducting one. To calculate the condition for passing
the Fermi point we plug the expression A.3 for the Fermi points and
the chiral vector ~c = n1~a1 + n2~a2 into the boundary condition (A.4):
~kcorner ·(n1~a1+n2~a2) = 2piν. Remembering the definition of the reciprocal
lattice vector ~bi · aj = 2piδij we get
2piν = ~kcorner · (n1~a1 + n2~a2) = 2pi(n1 − n2)/3 (A.5)
for all the six corner points. And therefore the simple condition for nano-
tubes to be matallic
n1 − n2 = 3ν (A.6)
for any integer ν. With curvature effects included it can be shown that
only the armchair SWNTs are truly metallic [160]; all other SWNTs satis-
fying the metallic condition are quasimetallic with small band gaps vary-
ing as the inverse square of the SWNT radius.
A.2.4 Band structure near the Fermi points
For carbon nanotubes we prefer a coordinate system for the reciprocal
vectors that is based on the axial vector ~t and the circumferential vector
~c. We are interested in the band structure near the Fermi point. For this
reason we put the origin of the new coordinate system to the Fermi point,
so that the new wave vector becomes
~k′ = ~k − ~kF = k′⊥~c+ k′t~t. (A.7)
k′t is the wavevector along the axis of the nanotubes. The component
k′⊥ along the circumferential direction, which is quantized by the periodic
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boundary condition, is given by the projection of ~k′ to the unity vector in
chiral direction:
k′⊥,ν = (~k − ~kf ) ·
~c
|~c| =
~k · ~c− ~kf · ~c
|~c| =
2
d
[
ν − n1 − n2
3
]
. (A.8)
The last expression is gained from |~c| = pid and Equations A.3 and A.4.
Since we are interested in the band structure E(~k) near the Fermi point
we can simplify Equation A.3 for the E(~k) relation of graphene by using
Taylor series expansion for the cosine function near the Fermi point [163].
E(~k) =
3aCCγ
2
√
(~kx − ~kFx)2 + (~ky − ~kFy)2 = 3aCCt2
∣∣∣~k − ~kF ∣∣∣ (A.9)
We see that E(~k − ~kF ) is linear near a Fermi point. This linear approxi-
mation holds within an energy range of ∼ 1 eV. We are going to use this
simple expression for E(~k) to derive the bandgap and density of states.
We rewrite the linear band approximation (Equation A.9) using the co-
ordinate system for the tube (Equation A.7):
E(~k) =
3aCCγ
2
√
k′⊥,ν
2 + k′t
2. (A.10)
The lowest band of the CNT is determined by the minimum value of k⊥,ν .
We consider the cases for metallic and semiconducting tubes seperately.
Metallic Carbon Nanotubes
Carbon nanotubes are metallic if (n1 − n2)/3 = ν, ν ∈ R (see Equatoin
A.6). In this case the component of ~k in circumference direction can be
zero, as can be seen in Equaton A.8. The E(~k) relation from Equation
A.10 then becomes
E = ±3aCCγ
2
~k′t. (A.11)
This is a one-dimensional linear dispersion relation for the lowest band,
independent of (n1, n2) as shown in Figure A.4(a).
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E
k
(a) (5,5) (b) (9,0) E
k
Figure A.4: Energy dispersion of (a) a metallic (5,5) and (b) a semiconducting
(9,0) carbon nanotube. Energy is plotted in units of E0 = 2~vF /d
and k in units of k0 = 2/d (adapted from [164].
Semiconducting Carbon Nanotubes
For semiconducting carbon nanotubes (n1 − n2)/3 6= 0. In this case the
minimum value of the circumferential wave vector is found from Equa-
tion A.8 k⊥,ν = 23d . By substituting this expression into the linear E(~k)
approximation for CNT (A.10) we get
E(k′t) = ±
3aCCγ
2
√
k′t + (2/3d)2, (A.12)
which is a one-dimensional dispersion relation E(k) as shown in Figure
A.4(b). It does not depend on the chiral numbers n1 and n2, but only on
the diameter d. It is parabolic with a direct band gap
Eg =
2aCCγ
d
≈ 0.8
d (in nm)
eV. (A.13)
A.2.5 Density of States in Carbon Nanotubes
An important quantity in transport properties is the density of electronic
states (DOS). The DOS for one-dimensional systems is dominated by di-
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vergences, the so called van Hove Singularities. For parabolic bands it
goes with 1/
√
E [3]. The density of states for a metallic and a semi-
conducting carbon nanotube is plotted in Figure A.5. In the case of a
metallic nanotube it has a constant value near the Fermi energy. In case
of a semiconducting carbon nanotube the density is zero in an energy gap
given by Equation A.13. For both cases, we see contributions to the DOS
from higher subbands that arise from different values of ν. The DOS for
the lowest band of a semiconducting carbon nanotube is given by [163]
DOS(E) =
8
3piaCCγ
|E|√
E2 − (Eg/2)2
Θ(|E| − Eg/2), (A.14)
where Θ(x) is the step function which equals 1 for x > 0 and 0 otherwise.
Note that this is a density per energy and per length of the nanotube. A
saturation value can be given for energies well above the band edge where
|E|/√E2 − (Eg/2)2 goes towards one:
DOS =
8
3piaCCγ
= 2.0 · 109 1
eV e
for E  Eg/2 (A.15)
which corresponds to the density of states of the linear dispersion relation
(see Equation A.11) of a metallic nanotube.
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(a) (b)
Figure A.5: Electronic density of states for a metallic (a) and semiconducting
(b) CNT. The full line is calculated by summing over all the sub-
bands assuming an universal DOS as described in Equations A.14
and A.15. Compare to ab-initio calculations for (a): (16,9) dotted
line, (16,6) dashed line, (21,20) dot-dashed line and (b): (10,10)
dotted line, (14,5) dashed line and (22,19) dot-dashed line. The
energy and the DOS were scaled with the parameter Λ = d/aCC .
From [163].
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APPENDIX B
Supporting measurements
In this Appendix details about perviously explained measurements and
some supporting measurements are presented. The context for each pre-
sented graph can be found in the Sections referred to in the figure captions.
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Figure B.1: Dependance of transconductance on NW length for short SiNW
FETs. Width is ∼ 100 nm for all. One can see that in accumu-
lation there is very little variation. In inversion variations show
no dependance on length. The conductance of these devices seems
do be dominated by leads and contacts. This is different for long
NWs as shown in Figure 4.11.
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Figure B.2: G vs. Vg in air for sample of Figure 5.16. Before first measurement,
after pH 7 measurement and after pH 10 measurement. There is no
systematic drift. This supports that the measured effect of Figure
5.16 and Figure 5.17 are real sensing effects.
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Figure B.3: G vs. Vg in 1mM KCl at pH 4, 7 and 10. Platinum electrode
potential Vpt = −0.7V. This is deduces from the measurement
shown in Figure 5.16.
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Figure B.4: Transfer characteristics of a CNT bundle FET gated by an on-chip
gate. The device was exposed to the liquid crystal 5CB. Reorien-
tation of this dipolar molecules leads to the gating effect. The
hysteresis as function of temperature is shown in Figure 5.16.
APPENDIX C
Methods
C.1 TMAH etching
To show the anisotropy of TMAH etching circles were written on Si (100)
and Si (110) wafers by e-beam lithography. The top oxide of 100 nm was
removed by CHF3 plasma. Then the underlying Si was etched by TMAH
(25% in water, plus 10% 2-propanol at 45◦ C) for 3min. The SEM image in
Figure C.1(a) shows the etching in a Si (100) wafer. The 〈110〉 directions
are oriented vertically and horizontally in the image. {111} planes are
etched much slower than the {100} planes [36]. Therefore the circular
structure of the SiO2 mask is under etched into a structure limited by
{111} planes. These are perpendicular to each other, oriented in 〈110〉
directions, but not perpendicular to the (100) surface plane [33]. This can
nicely be seen in Figure C.1(a). When etching a Si (110) wafer there are
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slow etching {111} planes perpendicular to the surface but they are not
perpendicular to each other. In addition there are four {111} planes that
are not perpendicular to the surface ending in a six corner structure [33]
as one can see in Figure C.1(b) [165]. To generate very thin nanowires
perpendicular side walls would be favored as Figure C.3 shows. This
requires working with Si (110) SOI wafers.
(a) (b)
Figure C.1: Anisotropy of TMAH etching with circular pattern on Si (100) in
(a) and Si (110) in (b).
Etch rates depend very critically on temperature as shown in Figure C.2.
This dependance is much more pronounced for small etching times. This
is where the offset in the linear fit comes from. For 45◦ C this offset is small
which means that the etch rate is constant for all the tested etching times
of 20 s - 10min. When etching at low temperature etched surfaces are
very rough. Adding 2-propanol helps to wet the surface [166, 167] which
leads to smoother surfaces as shown in Figure C.4. Constant stirring
helps to ensure quick diffusion from the surface which is important to
reach homogeneous etching.
The etch rate for TMAH (25% in water) with 10% 2-propanol at 45◦ C
is 95 nm/min for Si (110) and 72 nm/min for Si (100). Note that the
etching rate can be increased by decreasing the concentration and depends
critically on boron or phosphor doping [36].
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Figure C.2: TMAH etch rate for Si (110). Etch rate and offset from linear
fit for 60◦ C (): 103 nm/min and 170 nm offset. For 45◦ C (•):
95 nm/min, -3 nm offset. For 30◦ C (N): 50 nm/min, -55 nm.
Figure C.3: SiNWs etched in a Si (110) wafer. Etch stops on vertical {111}
planes.
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(a) (b)
Figure C.4: Surface roughness of etch tests on Si (110). (a) at 60◦ C and (b) at
45◦ C with 10% 2-propanol added. This helps to smoothen etched
surfaces.
C.2 Chemical Vapor Deposition of Carbon
Nanotubes
The basics of CVD growth and the system used is described in Chapter
3. The parameters that can influence the growth of the nanotubes are:
the time of growth, the temperature, the pressure and flow rate of the
methane. The tools we have to analyse the nanotubes are limited to SEM
and AFM for geometrical characterisation and electrical characterisation.
The latter is very time consuming and cannot be used to optimize the set
of growth parameters. Therefore we used parameters related to the ones
from literature [62] and changed the temperature only as our earlier stud-
ies showed that this is the most critical parameter to tune the character
of the nanotubes.
The gas system is operated at 0.1 bar relative. The flow rates for the
protective gas (Ar, > 99.9999% (Carbagas Quality No. 60)) and the
reaction gas CH4 (> 99, 9995% (Carbagas Quality No. 55)) are 60 l/h.
The flow meters are gauged to air, with the correction factors 0.85 (Ar)
and 1.34 (CH4) the flow rates are effectively 850 sccm/min for Ar and
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1340 sccm/min for CH4, respectively. The time of growth is fixed to
10min. Hydrogen (> 99, 9999%, 500 sscm/min) is added during and after
growth. It reduces the deposition of amorphous carbon, but it competes
with the growth process [63]. Therefore the flow of hydrogen was chosen
moderately. To prolong the time of growth is not expected influence the
tubes as growth times are in the region of seconds. But much shorter
growth times of 2min resulted in less tubes.
We swept temperatures from 850◦ C to 1100◦ C which seems to be the
interesting region, see Figure C.5. For lower temperatures double- or
multi–walled nanotubes are dominant. For temperatures around 900◦ C
and below we saw only short tubes near catalyst particles. We could not
find any straight ones. For temperatures between 950◦ C and 1000◦ C the
tubes look much longer and straighter. For temperatures above 1000◦ C
amorphous carbon sticks on the surface. We guess that bent and kinked
tubes have more defects and straight ones have less. Hence, the goal is to
optimize the growth for long and straight tubes.
To avoid bundles we payed much attention on small and well dispersed
catalyst particles. The catalyst is composed of FeNO3, MoCl2O2 and
AlO2 nanoparticles of 4 nm size (obtained from Sigma-Aldrich). It is
suspended in 2-propanol. When new catalyst is prepared it is sonicated
overnight. Then it is always sonicated in a high-power bath-sonicater for
half an hour before use. This is to ensure good dispersion and to avoid
bundles during CVD growth. The samples (Si wafers with 400 nm SiO2)
are sonicated in acetone (10min) and IPA (5min) as well as placed in a
UV-ozone cleaner for 10min. Spinning at 4′000 rpm for 40 s, two droplets
of catalyst are added when maximum speed is reached.
Other gases are tested as ethylene or acetylene. An example is shown in
Figure C.6. These gases decompose at lower temperature and thus the
problem of amorphous carbon can be reduced. Temperatures between 750
and 900◦ C were tested. As catalyst FeNO3 or evaporated Fe layers were
used. But all our experiments with such processes ended in multi–walled
nanotubes or in bundles.
From band structure calculations (Appendix A.2.4) it is expected that one
third of all nanotubes are semiconducting. For several CVD runs with the
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(a) (b)
(c) (d)
Figure C.5: SEM pictures of CNTs grown by CVD at 900◦ C (a), 950◦ C (b),
1000◦ C (c) and 1050◦ C (d). Feeding gas was methane, the catalyst
was FeNO3, MoCl2O2 and AlO2.
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(a) (b)
Figure C.6: SEM pictures of CNTs grown by CVD with etylene. Parameters:
T=900◦ C, catalyst: Fe layer equivalent to 5 A˚ thickness, patterned
to islands in case of (b). Flow: 600 sccm Ar, 400 sccm H2, 2 sccm
C2H4. Growth time: 5min.
Table C.1: Table on CVD runs
CVD run metallic semiconducting unclear
4.7.06 21 19 27
24.4.06 0 7 5
4.4.06 6 1 2
24.2.06 16 2 4
2.11.05 1 3 14
28.9.05 6 9 2
standard methane process many tubes were contacted and characterized.
Tubes were called metallic if the current varies less 5% within a gate
voltage range of −10−10V, they are called semiconducting if the current
varies by more than two orders of magnitude. Otherwise they are called
“unclear”. The statistics is shown in Table C.1. The two runs with much
more metallic tubes than semiconducting ones seem to be dominated by
multi–walled nanotubes or bundles. These two runs were performed with
methane gas from a different supplier and with an old quarz tube. These
might be the reason for the unusual outcome.
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C.3 Alternative fabrication approaches
Different approaches were tested to fabricate FETs devices by deposing
nanotubes from liquid. Nanotubes tend to bundle very much. Surfactants
are needed to separate them. It has been shown that ss-DNA can act as
surfactant [168]. We tested DNA as surfactant as it could be modified
to directly implement specific sensing experiments. Using a ss-DNA se-
quence of 30 T’s, CNTs were solved in an aqueous NaCl solution. When
CNTs are floating in a NaCl solution and ss-DNA is added, they suspend
immediately. Stored in the fridge it stays for months. A photograph of
solved CNTs is shown in Figure C.7(a).
(a) (b)
Figure C.7: (a) HipCo CNTs dispersed in H2O with 0.1M NaCl without (left)
and with ss-DNA 30-T (right). (b) SEM image of DNA solved
CNTs on an aluminum filter.
By simple adsorption the tubes with DNA can be dispersed on a silicon
wafer with top oxide using the following recipe:
1. 100µg SWCNTs in 400µl NaCl (0.1 M).
Tested material: High Pressure Carbondioxide (HiPCo) grown SW-
CNTs from Professor Richard E. Smalley at Rice University
2. sonicate for 90min at high power, shake with mixing-tool before and
after sonication, and eventually in between
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3. add 100µg ss-DNA (30 - T) solved in 100µl NaCl (0.1 M)
4. sonicate 90min at low power, ice - cooled
5. centrifuge for 60min at 13000 rpm
6. incubate for 5 - 10min on SiO2 wafer, which was treated before
in UVO for 30min or functionalized with APTES (amino-propyl-
triethoxysilane) as described in Appednix C.6
7. rinse slightly with some droplets of water.
Figure C.8: HipCo CNTs with ss-DNA as surfactant deposited as described
by the recipe in this Section. The sonication time in recipe point
4 (after adding ss-DNA) was chosen to be 30min (a), 60min (b)
and 90min (c). Whereas there are big bundles at lower sonication
time, small bundles or even individual tubes dominate for 90min
sonication.
Shaking and sonicating the solution before adding the DNA helps to cut
CNT clumps into small pieces which is important so that the DNA can
access the tubes nicely. When DNA is added, one should sonicate at
low power. Time and power have to bee adjusted to reach high yield
of individual tubes. If the time is chosen too short, tubes ar not yet
dispersed as shown in Figure C.8. For longer sonication times the tubes
start to bundle again as DNA is efficiently cut into small pieces. UV ozone
cleaning of the wafer before deposing the CNTs ensures that the solution
wets the wafer all over. Rinsing after incubation helps to wash the salt
away, but one should avoid washing the NTs away. To be able to incubate
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the small amount of about 20µl for 5 - 10min we put it in a chamber with
high humidity.
Nanotubes could be bound specifically on gold pads. ss-DNA (30 T)
was assembled via a thiol end group on gold pads. Then the pads were
incubated with a solution of DNA solved SWNTs for 1 h. As one can
see in Figure C.9(a) the nanotubes stick specifically to gold. But most of
them were still bundled. On bare Au pads they do not stick.
(a) (b)
Figure C.9: Au pads with (a) and without (b) ss-DNA functionalization. CNTs
stick only on the pad with DNA.
The tubes we got (High Pressure Carbon dioxide (HiPCo) grown SWCNTs
from Professor Richard E. Smalley at Rice University) were too short to be
contacted. But the approach of assembling nanotubes could be followed
in principle. Self assembled CNT FETs have been reported recently [169,
170].
Carbon nanotubes solved by ss-DNA were used to make nanotube net-
works. A strongly diluted solution was sucked trough an Al filter with
nanopores by vacuum. By the amount of solution the density of the film
could be adjusted. Low density of filtered CNTs are shown in Figure
C.7(b). Excess DNA was washed away repeatedly by pure water. The
films were transferred to a PET substrate by a PDMS stamp. All these
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procedures are in analogy to the process of SDS solved carbon nanotube
films by [171]. The network was contacted by silver paint or silver epoxy.
The contact region was protected by wax for working in liquid and apply-
ing a gate voltage by electrolyte–gate (see Section 5.5.2). But working in
liquid is not possible as the tubes start to float as soon as they are in con-
tact with water. Note that CNT networks from SDS solved CNTs could
be gated by an electrolyte as SDS solved CNTs are much less soluble.
C.4 E-beam lithography
For e-beam lithography a 200−600 nm thick film of polymethyl methacry-
late (PMMA) was used as resist. The exposure was done either by a LEO
Supra 35 at an acceleration voltage of 20 kV or by a JEOL JSM-IC848
at an acceleration voltage of 35 kV. Moderate overdevelopment ensures
good lift off of the resist and that the nanotubes are free of any resist as
it seems that PMMA sticks much better on the tubes than on SiO2.
C.5 Metal deposition
The deposition of SiO2 and the metals was done by evaporation. The
metal was heated and evaporated by an e-gun in a chamber at pressure of
about 1×10−7mbar. One can chose the evaporation rate by adjusting the
current passing the e-gun filament. The rate is measured by an oscillating
crystal. To be sure that the heat of the melting metal does not affect the
sample and to slow down diffusion processes it was cooled down to about
0◦ C, at least for evaporating contacts. When growing silicon oxide by this
technique we do not have a well defined SiO2, but SiOx with unknown
average number of oxide x. When evaporating Al a high evaporation rate
of ∼ 5− 10 A˚/s was chosen to minimize oxidation during the evaporation
process. For more noble metals lower rates of the range of ∼ 1,A˚/s were
chosen. After deposing the metal, the resist was lifted off to free the
sample from the metal wherever it had been protected. The lift off was
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done by washing it in warm acetone immediately after the deposition and
flushing it with a syringe.
C.6 Surface manipulation
To make SiO2 hydrophobic it was covered with alkene-triethoxysilanes.
Hydrophillic surface can be reached with amino-propyl-triethoxysilane.
The deposition protocol is the following:
• alkene-triethoxysilane or amino-propyl-triethoxysilane in toluene solved
by 1:10
• put sample and bottle with silane in chamber
• slowly open valve to vacuum pump, let it pump for 10min
• close valve to vacuum pump, wait another 10min
• vent slowly
• anneal at 80◦ C for 1 h so that the layer can rearrange to form a nice
monolayer.
APPENDIXD
List of Symbols
Symbol Description Unit
Cd General depletion capacitance F
Cd,nw Depletion capacitance of nanowire F
Cg Total capacitance between gate and nanowire
or nanotube including depletion capacitance
F
C?g Total gate capacitance per unit length F/m
C ′g Total gate capacitance per unit area F/m
2
C ′NT Quantum capacitance of CNT F/m
Cox Capacitance between gate and semiconductor F
C?ox Oxide capacitance per unit length F/m
C ′ox Oxide capacitance per unit area F/m
2
Cd,sub Depletion capacitance of the substrate wafer F
Cs Semiconductor capacitance F
e Elementary charge 1.6 · 10−19 C C
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(continued)
Symbol Description Unit
Ec Bottom edge of conduction band eV
Ef Fermi energy eV
Eg Energy of band gap eV
Ei Intrinsic Fermi level eV
Ev Top edge of valence band eV
G Conductance 1/Resistance 1/Ω
gm Transconductance of a FET: dG/dVg 1/Ω
h Height of silicon device layer or nanowire m
hs Height of charge carrier sheet m
L Length of silicon nanowire m
n Carrier density per volume in 3D material m−3
n Carrier density per length in 1D material m−1
Na Density of acceptor dopants in silicon 1/cm−3
Qox Charges within the gate oxide:
Fixed charges near the interface to the Si and
and oxide trap states and mobile ionic charges C
S Subthreshold swing mV/dec
Vfb Flat band voltage V
Vg Voltage applied to the gate of a transistor V
Vsd Voltage applied between source an drain con-
tacts
V
Vth Threshold gate voltage. In MOSFET and NW
FET defined as onset of strong inversion, in
CNTFET defined as gate voltage required to
align the Fermi level with the conduction band
edge Ef = Ev.
V
∆Vg Hysteresis between up and down ramp V
W Width of silicon nanowire m
Wd Depletion width m
ε0 Permittivity in vaccuum F/m
εH2O Relative dielectric constant of water
εSi Relative dielectric constant of silicon
εSiO2 Relative dielectric constant of SiO2
εr Unspecific relative dielectric constant
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(continued)
Symbol Description Unit
λ Debye screening length m
µ Mobility cm2/V-s
µh Mobility of holes cm2/V-s
µe Mobility of electrons cm2/V-s
σ Conductivity 1/Ω
φm Metal work function V
φs Semiconductor work function V
ΨB Fermi level with respect to intrinsic level in
bluk, |Ef − Ei|/e
V
Ψs Surface potential with respect to bulk V
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